Upload Button Icon Add office photos
Engaged Employer

i

This company page is being actively managed by Synopsys Team. If you also belong to the team, you can get access from here

Synopsys Verified Tick

Compare button icon Compare button icon Compare
3.9

based on 325 Reviews

Filter interviews by

Synopsys Asic Design Verification Engineer Interview Questions and Answers

Updated 23 Apr 2022

1 interview found

Sort by: Popular

I applied via Campus Placement and was interviewed in Oct 2021.

3 Interview Rounds

1

Aptitude Test Round

3 sections in exam
Aptitude,digital and verilog
Gate previous year will do for digital

2

Technical Round (1 Question)

  • Q1. Basic digital like difference between latch and flipflop,Moore vs mealey which one is better
3

Technical Round (1 Question)

  • Q1. Verilog coding A 100hz square wave signal 50 percent duty cycle is given Write verilog code for dividing frequency of signal by 3.

Interview Preparation Tips

Interview preparation tips for other job seekers - Be strong in verilog and be little thorough with what you did in internship

Skills evaluated in this interview

Interview questions from similar companies

I applied via Referral and was interviewed in Apr 2021.

3 Interview Rounds

Interview Questions

Interview Preparation Tips

Interview preparation tips for other job seekers - Narrate your experience in ordered way and focus more on what you know

Synopsys Interview FAQs

How many rounds are there in Synopsys Asic Design Verification Engineer interview?
Synopsys interview process usually has 3 rounds. The most common rounds in the Synopsys interview process are Technical and Aptitude Test.
What are the top questions asked in Synopsys Asic Design Verification Engineer interview?

Some of the top questions asked at the Synopsys Asic Design Verification Engineer interview -

  1. Verilog coding A 100hz square wave signal 50 percent duty cycle is given Write...read more
  2. Basic digital like difference between latch and flipflop,Moore vs mealey which ...read more

Tell us how to improve this page.

People are getting interviews through

based on 1 Synopsys interview
Campus Placement
100%
Low Confidence
?
Low Confidence means the data is based on a small number of responses received from the candidates.

Interview Questions from Similar Companies

Amdocs Interview Questions
3.8
 • 514 Interviews
Salesforce Interview Questions
4.1
 • 262 Interviews
Adobe Interview Questions
4.0
 • 246 Interviews
24/7 Customer Interview Questions
3.5
 • 174 Interviews
Globant Interview Questions
3.9
 • 162 Interviews
Chetu Interview Questions
3.3
 • 160 Interviews
Oracle Cerner Interview Questions
3.7
 • 157 Interviews
View all
Synopsys Asic Design Verification Engineer Salary
based on 13 salaries
₹12 L/yr - ₹24 L/yr
73% more than the average Asic Design Verification Engineer Salary in India
View more details
R&D Engineer
140 salaries
unlock blur

₹8.8 L/yr - ₹27 L/yr

Senior R&D Engineer
89 salaries
unlock blur

₹15 L/yr - ₹40 L/yr

Applications Engineer
82 salaries
unlock blur

₹6.6 L/yr - ₹25.2 L/yr

Security Consultant
69 salaries
unlock blur

₹5.8 L/yr - ₹20.1 L/yr

Staff Engineer
65 salaries
unlock blur

₹20 L/yr - ₹51.2 L/yr

Explore more salaries
Compare Synopsys with

Cadence Design Systems

4.1
Compare

Mentor Graphics

4.0
Compare

Ansys Software Private Limited

3.8
Compare

Infineon Technologies

3.8
Compare

Calculate your in-hand salary

Confused about how your in-hand salary is calculated? Enter your annual salary (CTC) and get your in-hand salary
Did you find this page helpful?
Yes No
write
Share an Interview