i
Synopsys
Filter interviews by
I applied via Campus Placement and was interviewed in Sep 2024. There were 2 interview rounds.
Basic aptitude-10 question,digital moderate -Question,analog moderate -10 question,verilog and system verilog -10 question
I applied via Company Website and was interviewed in Mar 2022. There were 3 interview rounds.
Had basic aptitude questions, verilog , c programming, digital electronics, analog electronics,computer architecture.
Top trending discussions
posted on 11 Oct 2023
I applied via Campus Placement and was interviewed before Oct 2022. There were 2 interview rounds.
A combination of Technical and Numerical aptitude. Questions on digital design, edc, vlsi.
posted on 2 Dec 2024
Aptitude+digital electronics+vhdl
posted on 31 Dec 2024
I appeared for an interview in Dec 2024.
posted on 23 Nov 2022
Verilog, c++ pointers, mosfets
UART protocol can be used to transmit and receive data between two devices.
UART can be used to communicate between a microcontroller and a computer
UART can be used to send and receive data between two microcontrollers
UART can be used to interface with sensors and actuators
UART can be used to implement a simple command/response protocol
UART can be used to implement a data logging system
UART can be used to receive signals from a microcontroller.
Connect the UART pins of the microcontroller to the UART pins of the receiving device.
Configure the UART settings such as baud rate, parity, and stop bits.
Use a UART library or write code to read the incoming data from the UART buffer.
Process the received data as required by the application.
posted on 16 Aug 2023
I applied via Naukri.com and was interviewed in Jul 2023. There were 2 interview rounds.
posted on 5 Dec 2017
I applied via Campus Placement and was interviewed in Dec 2017. There was 0 interview round.
I applied via Approached by Company and was interviewed before Apr 2022. There were 2 interview rounds.
Basic programming and Algorithms. data structures theory and implementation
Some of the top questions asked at the Synopsys Design & Verification Engineer interview -
based on 1 interview
Interview experience
based on 1 review
Rating in categories
R&D Engineer
160
salaries
| ₹7.2 L/yr - ₹27.6 L/yr |
Staff Engineer
110
salaries
| ₹22 L/yr - ₹53.9 L/yr |
Senior R&D Engineer
103
salaries
| ₹15 L/yr - ₹40 L/yr |
Applications Engineer
62
salaries
| ₹10 L/yr - ₹25.6 L/yr |
Security Consultant
62
salaries
| ₹5.8 L/yr - ₹21.1 L/yr |
Intel
Apar Industries
TDK India Private Limited
Molex