i
Synopsys
Filter interviews by
Clear (1)
I applied via Referral and was interviewed in Apr 2024. There was 1 interview round.
Designing a flop using gates
A flop is a fundamental building block in digital circuits used for storing and synchronizing data
It can be designed using basic logic gates such as AND, OR, and NOT gates
The most common flop design is the D flip-flop, which has a data input (D), a clock input (CLK), and an output (Q)
The D flip-flop can be implemented using a combination of gates, such as an AND gate, an OR gate, and a NOT g...
A D flip-flop can be implemented using NAND gates.
A D flip-flop is a sequential logic circuit that stores a single bit of data.
It has two inputs: D (data) and CLK (clock) and two outputs: Q (output) and Q' (complement of output).
A D flip-flop changes its output state based on the input D and the clock signal.
The D flip-flop can be implemented using NAND gates by connecting them in a specific configuration.
The circuit d...
I applied via Company Website and was interviewed before Dec 2023. There were 4 interview rounds.
Synopsys interview questions for designations
I applied via Approached by Company and was interviewed before Jun 2023. There was 1 interview round.
I applied via Naukri.com and was interviewed in Dec 2021. There were 3 interview rounds.
Volumes in Docker are used to persist data outside of containers.
Volumes can be created and managed using the `docker volume` command.
They can be mounted to containers using the `--mount` or `-v` flag.
Volumes can be shared between multiple containers.
They can also be backed up and restored easily.
Examples of using volumes include storing database data or configuration files.
I applied via Campus Placement and was interviewed in Sep 2021. There were 4 interview rounds.
Verilog code for d-ff
Declare input and output ports
Use always block to implement the functionality
Use non-blocking assignment for output
Use blocking assignment for clock and reset
Top trending discussions
I was interviewed in Apr 2017.
A latch is level-sensitive and a flip flop is edge-triggered.
A latch is transparent, meaning its output changes immediately with the input.
A flip flop is triggered by a clock signal, changing its output only on the rising or falling edge of the clock.
Latches are commonly used in asynchronous circuits, while flip flops are used in synchronous circuits.
Examples of latches include SR latch, D latch, and JK latch.
Examples ...
posted on 2 Jul 2015
I once thought I couldn't pass a difficult exam, but with hard work and determination, I succeeded.
I was studying for a certification exam that had a low pass rate
I struggled with the material and felt overwhelmed
I created a study schedule and stuck to it, even when it was difficult
I sought help from colleagues and mentors when I needed it
On the day of the exam, I felt nervous but confident in my preparation
I ended up ...
posted on 4 Dec 2016
I applied via Campus Placement and was interviewed in Dec 2016. There were 2 interview rounds.
based on 6 interviews
1 Interview rounds
based on 17 reviews
Rating in categories
R&D Engineer
148
salaries
| ₹0 L/yr - ₹0 L/yr |
Senior R&D Engineer
100
salaries
| ₹0 L/yr - ₹0 L/yr |
Staff Engineer
89
salaries
| ₹0 L/yr - ₹0 L/yr |
Security Consultant
60
salaries
| ₹0 L/yr - ₹0 L/yr |
Applications Engineer
58
salaries
| ₹0 L/yr - ₹0 L/yr |
Cadence Design Systems
Mentor Graphics
Ansys Software Private Limited
Infineon Technologies