Filter interviews by
Grey code is a binary numeral system where two successive values differ in only one bit.
To convert Grey code to binary, start with the most significant bit and XOR each bit with the previous bit.
For example, to convert Grey code 1010 to binary: 1 XOR 0 = 1, 0 XOR 1 = 1, 1 XOR 1 = 0, 0 XOR 1 = 1. So, the binary equivalent is 1101.
The Boolean expression of a circuit represents its logic functionality using logical operators.
Identify the logic gates used in the circuit (AND, OR, NOT, etc.)
Create a truth table to determine the output for all possible input combinations
Write the Boolean expression based on the truth table and logic gates used
Latch is level sensitive while flip flop is edge sensitive. Flip flop has clock input while latch does not.
Latch is level sensitive, meaning it changes output based on the input level, while flip flop is edge sensitive, changing output on clock edge
Flip flop has clock input to control when the output changes, while latch does not have a clock input
Flip flop is more commonly used in sequential circuits for storing data,
Reasoning, Quantitative aptitude and Technical.
I applied via Campus Placement
Aptitude and Digital Electronics questions.
I applied via Campus Placement and was interviewed in Aug 2022. There were 2 interview rounds.
Basic aptitude questions were asked
Cerium Systems interview questions for designations
I applied via Campus Placement and was interviewed before Apr 2023. There were 2 interview rounds.
1. FSM Coding
2. Counter
3. Flip-flops (D and JK)
4. Final year project-related questions
Get interview-ready with Top Cerium Systems Interview Questions
I applied via LinkedIn and was interviewed before Jun 2022. There were 3 interview rounds.
I applied via campus placement at GMR Institute of Technology, Srikakulam and was interviewed before Jun 2023. There were 3 interview rounds.
Gud we have to go through the basics
Digital electronics verilog
I applied via Campus Placement and was interviewed before Mar 2023. There were 2 interview rounds.
Medium difficulty level aptitude
Written test
Aptitude & digital
A 32:1 mux can be implemented using 2:1 mux by cascading them in multiple stages.
Divide the 32 inputs into groups of 2 and use 2:1 mux to select one of the inputs from each group.
Cascading 16 such 2:1 muxes will give 16 outputs.
Again divide the 16 outputs into groups of 2 and use 2:1 mux to select one of the outputs from each group.
Cascading 2 such 2:1 muxes will give the final output.
I applied via Newspaper Ad and was interviewed before Apr 2022. There were 4 interview rounds.
Aptitude test had been conducted with basic knowledge and digital design questions had been conducted related to job.
Physical design flow involves converting a logical design into a physical layout.
The process starts with floorplanning and power planning
Placement and routing are done to create a physical layout
Timing analysis and optimization are performed to meet timing constraints
Design rule check (DRC) and layout versus schematic (LVS) checks are done to ensure correctness
Finally, the layout is verified through signoff checks befo
I applied via Job Portal and was interviewed before Apr 2022. There were 2 interview rounds.
Implement 2 stage XOR gate using 2 stage NAND gate.
Construct 2 stage NAND gate using 4 NAND gates.
Connect the output of first stage NAND gate to the input of second stage NAND gate.
Connect the output of second stage NAND gate to the input of first stage NAND gate.
The output of second stage NAND gate is the output of the XOR gate.
Implementing dff using 2:1 mux
Connect the input to the select line of the mux
Connect the output of the mux to one of the inputs of the mux
Connect the output of the dff to the other input of the mux
Connect the output of the mux to the input of the dff
Top trending discussions
based on 12 interviews
3 Interview rounds
based on 38 reviews
Rating in categories
Associate Engineer
188
salaries
| ₹2.8 L/yr - ₹7.6 L/yr |
Physical Design Engineer
129
salaries
| ₹3 L/yr - ₹10 L/yr |
Design & Verification Engineer
80
salaries
| ₹3.1 L/yr - ₹10.6 L/yr |
Senior Engineer
61
salaries
| ₹8.3 L/yr - ₹31 L/yr |
Engineer
50
salaries
| ₹4.4 L/yr - ₹15 L/yr |
Intel
Qualcomm
Texas Instruments
Analog Devices