Filter interviews by
Grey code is a binary numeral system where two successive values differ in only one bit.
To convert Grey code to binary, start with the most significant bit and XOR each bit with the previous bit.
For example, to convert Grey code 1010 to binary: 1 XOR 0 = 1, 0 XOR 1 = 1, 1 XOR 1 = 0, 0 XOR 1 = 1. So, the binary equivalent is 1101.
The Boolean expression of a circuit represents its logic functionality using logical operators.
Identify the logic gates used in the circuit (AND, OR, NOT, etc.)
Create a truth table to determine the output for all possible input combinations
Write the Boolean expression based on the truth table and logic gates used
Latch is level sensitive while flip flop is edge sensitive. Flip flop has clock input while latch does not.
Latch is level sensitive, meaning it changes output based on the input level, while flip flop is edge sensitive, changing output on clock edge
Flip flop has clock input to control when the output changes, while latch does not have a clock input
Flip flop is more commonly used in sequential circuits for storing data,
Reasoning, Quantitative aptitude and Technical.
I applied via Campus Placement
Aptitude and Digital Electronics questions.
I applied via Campus Placement and was interviewed in Aug 2022. There were 2 interview rounds.
Basic aptitude questions were asked
Cerium Systems interview questions for designations
I applied via Campus Placement and was interviewed before Apr 2023. There were 2 interview rounds.
1. FSM Coding
2. Counter
3. Flip-flops (D and JK)
4. Final year project-related questions
Get interview-ready with Top Cerium Systems Interview Questions
I applied via LinkedIn and was interviewed before Jun 2022. There were 3 interview rounds.
I applied via campus placement at GMR Institute of Technology, Srikakulam and was interviewed before Jun 2023. There were 3 interview rounds.
Gud we have to go through the basics
Digital electronics verilog
I applied via Campus Placement and was interviewed before Mar 2023. There were 2 interview rounds.
Medium difficulty level aptitude
Written test
Aptitude & digital
A 32:1 mux can be implemented using 2:1 mux by cascading them in multiple stages.
Divide the 32 inputs into groups of 2 and use 2:1 mux to select one of the inputs from each group.
Cascading 16 such 2:1 muxes will give 16 outputs.
Again divide the 16 outputs into groups of 2 and use 2:1 mux to select one of the outputs from each group.
Cascading 2 such 2:1 muxes will give the final output.
Top trending discussions
based on 12 interviews
3 Interview rounds
based on 38 reviews
Rating in categories
Associate Engineer
185
salaries
| ₹3 L/yr - ₹6 L/yr |
Physical Design Engineer
128
salaries
| ₹3 L/yr - ₹10.1 L/yr |
Design & Verification Engineer
83
salaries
| ₹3.1 L/yr - ₹11 L/yr |
Senior Engineer
61
salaries
| ₹8.3 L/yr - ₹31 L/yr |
Engineer
50
salaries
| ₹4.4 L/yr - ₹15 L/yr |
Intel
Qualcomm
Texas Instruments
Analog Devices