Filter interviews by
Clear (1)
Top trending discussions
I applied via Campus Placement and was interviewed before Jul 2021. There were 3 interview rounds.
I applied via Campus Placement
I applied via Campus Placement and was interviewed in Aug 2024. There were 2 interview rounds.
60 mins test which comprises of 2 sections, Technical and aptitude. Both sections have a time limit of 30 mins. The technical questions were easy to medium and i could finish it in time but i needed more time for finishing the aptitude, a total 40 questions.
I am a recent graduate with a degree in Computer Science and a passion for coding and problem-solving.
Recent graduate with a degree in Computer Science
Passionate about coding and problem-solving
Experience with programming languages like Java, Python, and C++
Completed internships at tech companies such as Google and Microsoft
To find the voltage through a resistor, use Ohm's Law: V = I * R
Use Ohm's Law: V = I * R, where V is the voltage, I is the current flowing through the resistor, and R is the resistance of the resistor
If the current flowing through the resistor is 2A and the resistance is 5 ohms, the voltage would be V = 2 * 5 = 10V
Make sure to use the correct units for current (Amps) and resistance (Ohms) to get the voltage in Volts
Capacitors store electrical energy while resistors limit the flow of current. Resistance is directly proportional to length and inversely proportional to area.
Capacitors store electrical energy by creating an electric field between two conductive plates separated by an insulating material
Resistors limit the flow of current in a circuit by dissipating energy in the form of heat
The resistance of a resistor is directly pr...
I applied via Campus Placement and was interviewed before Nov 2023. There were 2 interview rounds.
Basic EE, Aptitude and reasoning Questions. Focused on Analog and Digital
I applied via Referral and was interviewed before Sep 2022. There were 3 interview rounds.
Based on talent retention
posted on 2 Apr 2024
Genreal apptitude questions
Latch is level triggered, while flip-flop is edge triggered. Latch is asynchronous, while flip-flop is synchronous.
Latch is level triggered, meaning it changes output when the input signal is high or low continuously.
Flip-flop is edge triggered, meaning it changes output only on the rising or falling edge of the clock signal.
Latch is asynchronous, meaning the output changes as soon as the input changes.
Flip-flop is syn...
Basic questions in electroics, digital and analog
I applied via Campus Placement and was interviewed before Mar 2023. There were 2 interview rounds.
1st round consists of apt, digital , verilog , analog objective as well as descriptive questions in descriptive mostly related to fifo depth , counter and draw wave forms , analog questions were asked
Associate Engineer
188
salaries
| ₹0 L/yr - ₹0 L/yr |
Physical Design Engineer
129
salaries
| ₹0 L/yr - ₹0 L/yr |
Design & Verification Engineer
87
salaries
| ₹0 L/yr - ₹0 L/yr |
Senior Engineer
61
salaries
| ₹0 L/yr - ₹0 L/yr |
Engineer
50
salaries
| ₹0 L/yr - ₹0 L/yr |
Intel
Qualcomm
Texas Instruments
Analog Devices