Filter interviews by
I applied via campus placement at SAGI Ramakrishnam Raju Engineering College, Bhimavaram and was interviewed in Mar 2022. There were 2 interview rounds.
Time and work
profit and losses
numerics
Explaining latch and flip-flop differences and advantages of clock in VLSI engineering.
Latches are level-sensitive while flip-flops are edge-sensitive
Latches are faster but consume more power than flip-flops
Flip-flops are more reliable and less prone to glitches than latches
Clocks are used to synchronize the operation of digital circuits
Advantages of clock include reducing power consumption, improving timing accuracy,
Top trending discussions
I applied via Naukri.com and was interviewed in Aug 2022. There were 2 interview rounds.
30 mins - Coding, 15mins each - 3 MCQ rounds
Associate Engineer
185
salaries
| ₹3 L/yr - ₹6 L/yr |
Physical Design Engineer
128
salaries
| ₹3 L/yr - ₹10.1 L/yr |
Design & Verification Engineer
83
salaries
| ₹3.1 L/yr - ₹11 L/yr |
Senior Engineer
61
salaries
| ₹8.3 L/yr - ₹31 L/yr |
Engineer
50
salaries
| ₹4.4 L/yr - ₹15 L/yr |
Intel
Qualcomm
Texas Instruments
Analog Devices