Filter interviews by
A 4:1 mux can be implemented using two 2:1 muxes.
Connect the select line of both 2:1 muxes to the same select line of the 4:1 mux.
Connect the output of one 2:1 mux to the input of the other 2:1 mux.
Connect the inputs of both 2:1 muxes to the corresponding inputs of the 4:1 mux.
The output of the 4:1 mux is the output of the second 2:1 mux.
Blocking waits for a process to complete before moving to the next, while non-blocking allows for concurrent execution.
Blocking assignments use '=' operator, while non-blocking use '<=' operator.
Blocking assignments are executed sequentially, while non-blocking assignments are executed concurrently.
Blocking assignments are used for combinational logic, while non-blocking assignments are used for sequential logic.
E...
Tasks are concurrent and functions are sequential in execution.
Tasks can run concurrently and can communicate with each other using shared variables.
Functions are executed sequentially and return a value to the calling function.
Tasks can be used for parallel processing and can be scheduled by the operating system.
Functions are used for modular programming and can be called from other functions or tasks.
Example: A ...
Flip-flop conversion from DFF to JKFF
Determine the excitation table for JK flip-flop
Use the excitation table to derive the input equations for J and K
Replace D input with J and K inputs in DFF circuit
Verify the functionality of the converted JKFF circuit
Using 2:1 mux, implement inverter, AND gate, OR gate.
For inverter, connect one input to select line and other input to ground
For AND gate, connect one input to select line and other input to input signal, output is inverted
For OR gate, connect one input to select line and other input to input signal, output is not inverted
Use truth tables to verify functionality
1 NAND gate can be used to make 2 combinations of inverter.
A NAND gate can be used to make an inverter by connecting both inputs together.
The output of the NAND gate will be the inverted input.
Thus, there are 2 possible combinations of inverter using just 1 NAND gate.
Shift registers are sequential circuits that can store and shift data bits.
Shift registers are made up of flip-flops that store data bits.
Data can be shifted left or right through the register.
Shift registers can be used for serial-to-parallel or parallel-to-serial conversion.
Examples of shift registers include the Serial-in-Parallel-out (SIPO) and Parallel-in-Serial-out (PISO) registers.
Universal gates are logic gates that can be used to implement any Boolean function.
Universal gates are NAND and NOR gates.
They are called universal because they can be used to implement any Boolean function.
This is because NAND and NOR gates are functionally complete.
This means that any Boolean function can be expressed using only NAND or NOR gates.
Other gates like AND, OR, and NOT gates are not functionally compl...
Ring, Johnson, Sync and Async counters are types of digital counters used in electronics.
Ring counter is a circular shift register with only one flip-flop set to 1 at a time.
Johnson counter is a modified ring counter with complemented output of the last flip-flop fed back to the input.
Sync counters use a common clock signal for all flip-flops while Async counters use individual clock signals.
Examples of Sync count...
Verilog supports various data types including integer, real, reg, wire, and time.
Integer data type is used for whole numbers
Real data type is used for decimal numbers
Reg data type is used for sequential logic
Wire data type is used for combinational logic
Time data type is used for simulation time
Data types can be declared using keywords like 'integer', 'real', 'reg', 'wire', and 'time'
Data types can also be declare...
I applied via LinkedIn and was interviewed before Apr 2022. There were 2 interview rounds.
1 NAND gate can be used to make 2 combinations of inverter.
A NAND gate can be used to make an inverter by connecting both inputs together.
The output of the NAND gate will be the inverted input.
Thus, there are 2 possible combinations of inverter using just 1 NAND gate.
Using 2:1 mux, implement inverter, AND gate, OR gate.
For inverter, connect one input to select line and other input to ground
For AND gate, connect one input to select line and other input to input signal, output is inverted
For OR gate, connect one input to select line and other input to input signal, output is not inverted
Use truth tables to verify functionality
A 4:1 mux can be implemented using two 2:1 muxes.
Connect the select line of both 2:1 muxes to the same select line of the 4:1 mux.
Connect the output of one 2:1 mux to the input of the other 2:1 mux.
Connect the inputs of both 2:1 muxes to the corresponding inputs of the 4:1 mux.
The output of the 4:1 mux is the output of the second 2:1 mux.
Ring, Johnson, Sync and Async counters are types of digital counters used in electronics.
Ring counter is a circular shift register with only one flip-flop set to 1 at a time.
Johnson counter is a modified ring counter with complemented output of the last flip-flop fed back to the input.
Sync counters use a common clock signal for all flip-flops while Async counters use individual clock signals.
Examples of Sync counters a...
Shift registers are sequential circuits that can store and shift data bits.
Shift registers are made up of flip-flops that store data bits.
Data can be shifted left or right through the register.
Shift registers can be used for serial-to-parallel or parallel-to-serial conversion.
Examples of shift registers include the Serial-in-Parallel-out (SIPO) and Parallel-in-Serial-out (PISO) registers.
Flip-flop conversion from DFF to JKFF
Determine the excitation table for JK flip-flop
Use the excitation table to derive the input equations for J and K
Replace D input with J and K inputs in DFF circuit
Verify the functionality of the converted JKFF circuit
Verilog supports various data types including integer, real, reg, wire, and time.
Integer data type is used for whole numbers
Real data type is used for decimal numbers
Reg data type is used for sequential logic
Wire data type is used for combinational logic
Time data type is used for simulation time
Data types can be declared using keywords like 'integer', 'real', 'reg', 'wire', and 'time'
Data types can also be declared wit...
Tasks are concurrent and functions are sequential in execution.
Tasks can run concurrently and can communicate with each other using shared variables.
Functions are executed sequentially and return a value to the calling function.
Tasks can be used for parallel processing and can be scheduled by the operating system.
Functions are used for modular programming and can be called from other functions or tasks.
Example: A task ...
Blocking waits for a process to complete before moving to the next, while non-blocking allows for concurrent execution.
Blocking assignments use '=' operator, while non-blocking use '<=' operator.
Blocking assignments are executed sequentially, while non-blocking assignments are executed concurrently.
Blocking assignments are used for combinational logic, while non-blocking assignments are used for sequential logic.
Exampl...
Universal gates are logic gates that can be used to implement any Boolean function.
Universal gates are NAND and NOR gates.
They are called universal because they can be used to implement any Boolean function.
This is because NAND and NOR gates are functionally complete.
This means that any Boolean function can be expressed using only NAND or NOR gates.
Other gates like AND, OR, and NOT gates are not functionally complete.
F...
Top trending discussions
I appeared for an interview in Sep 2017.
I applied via Naukri.com and was interviewed before May 2018. There were 5 interview rounds.
I applied via Recruitment Consultant and was interviewed in May 2019. There were 3 interview rounds.
I appeared for an interview in Sep 2019.
I applied via Recruitment Consultant and was interviewed before Jan 2020. There were 5 interview rounds.
I am proficient in Java, Python, and C++. I have 2 years of experience in software development. I have excellent communication skills for client interaction.
Proficient in Java, Python, and C++
2 years of software development experience
Excellent communication skills for client interaction
I applied via Walk-in and was interviewed before Jul 2021. There were 3 interview rounds.
Data structures and algorithms
Python etl,pandas, pyspark questions
I applied via first naukari and was interviewed before Oct 2020. There were 4 interview rounds.
To find the shortest path in a graph stored in SQL, use algorithms like Dijkstra's or A* with SQL queries for traversal.
Use Dijkstra's algorithm for weighted graphs to find the shortest path efficiently.
For unweighted graphs, consider using Breadth-First Search (BFS).
Store graph edges in a table with columns for source, destination, and weight.
Example SQL query: SELECT * FROM edges WHERE source = 'A' AND destination = ...
I appeared for an interview before Nov 2020.
Some of the top questions asked at the Cerium Systems VLSI Design and Verification Engineer interview -
based on 1 interview experience
Difficulty level
Duration
based on 2 reviews
Rating in categories
Associate Engineer
201
salaries
| ₹2.8 L/yr - ₹8.5 L/yr |
Design & Verification Engineer
93
salaries
| ₹3.1 L/yr - ₹10.6 L/yr |
Physical Design Engineer
90
salaries
| ₹3 L/yr - ₹9.8 L/yr |
Senior Engineer
62
salaries
| ₹9.1 L/yr - ₹31 L/yr |
Engineer
56
salaries
| ₹4.4 L/yr - ₹16.7 L/yr |
ITC Infotech
CMS IT Services
KocharTech
Xoriant