Filter interviews by
I applied via Campus Placement and was interviewed in Aug 2024. There were 2 interview rounds.
Write a basic verilog for basic gates??
I am a passionate and dedicated Design & Verification Engineer with a strong background in digital design and verification methodologies.
I have a Bachelor's degree in Electrical Engineering
I have experience with RTL design and verification using Verilog and SystemVerilog
I am proficient in using simulation tools such as ModelSim and QuestaSim
I have worked on projects involving FPGA and ASIC design
The company is a leading provider of design and verification solutions for semiconductor companies.
Specializes in providing design and verification solutions for semiconductor companies
Offers a range of tools and services for efficient chip design and verification
Known for innovative technologies and cutting-edge solutions
Has a strong reputation in the industry for quality and reliability
Works with top semiconductor co
I applied via LinkedIn and was interviewed in May 2024. There was 1 interview round.
On-chip protocols are communication standards used for data transfer within a single integrated circuit.
On-chip protocols define how different components on a chip communicate with each other
Common on-chip protocols include AXI, AHB, SPI, I2C, and UART
These protocols specify the format of data, timing, and control signals for communication
They help ensure compatibility and interoperability between different components
I applied via LinkedIn and was interviewed before Apr 2022. There were 2 interview rounds.
1 NAND gate can be used to make 2 combinations of inverter.
A NAND gate can be used to make an inverter by connecting both inputs together.
The output of the NAND gate will be the inverted input.
Thus, there are 2 possible combinations of inverter using just 1 NAND gate.
Using 2:1 mux, implement inverter, AND gate, OR gate.
For inverter, connect one input to select line and other input to ground
For AND gate, connect one input to select line and other input to input signal, output is inverted
For OR gate, connect one input to select line and other input to input signal, output is not inverted
Use truth tables to verify functionality
A 4:1 mux can be implemented using two 2:1 muxes.
Connect the select line of both 2:1 muxes to the same select line of the 4:1 mux.
Connect the output of one 2:1 mux to the input of the other 2:1 mux.
Connect the inputs of both 2:1 muxes to the corresponding inputs of the 4:1 mux.
The output of the 4:1 mux is the output of the second 2:1 mux.
Ring, Johnson, Sync and Async counters are types of digital counters used in electronics.
Ring counter is a circular shift register with only one flip-flop set to 1 at a time.
Johnson counter is a modified ring counter with complemented output of the last flip-flop fed back to the input.
Sync counters use a common clock signal for all flip-flops while Async counters use individual clock signals.
Examples of Sync counters a...
Shift registers are sequential circuits that can store and shift data bits.
Shift registers are made up of flip-flops that store data bits.
Data can be shifted left or right through the register.
Shift registers can be used for serial-to-parallel or parallel-to-serial conversion.
Examples of shift registers include the Serial-in-Parallel-out (SIPO) and Parallel-in-Serial-out (PISO) registers.
Flip-flop conversion from DFF to JKFF
Determine the excitation table for JK flip-flop
Use the excitation table to derive the input equations for J and K
Replace D input with J and K inputs in DFF circuit
Verify the functionality of the converted JKFF circuit
Verilog supports various data types including integer, real, reg, wire, and time.
Integer data type is used for whole numbers
Real data type is used for decimal numbers
Reg data type is used for sequential logic
Wire data type is used for combinational logic
Time data type is used for simulation time
Data types can be declared using keywords like 'integer', 'real', 'reg', 'wire', and 'time'
Data types can also be declared wit...
Tasks are concurrent and functions are sequential in execution.
Tasks can run concurrently and can communicate with each other using shared variables.
Functions are executed sequentially and return a value to the calling function.
Tasks can be used for parallel processing and can be scheduled by the operating system.
Functions are used for modular programming and can be called from other functions or tasks.
Example: A task ...
Blocking waits for a process to complete before moving to the next, while non-blocking allows for concurrent execution.
Blocking assignments use '=' operator, while non-blocking use '<=' operator.
Blocking assignments are executed sequentially, while non-blocking assignments are executed concurrently.
Blocking assignments are used for combinational logic, while non-blocking assignments are used for sequential logic.
Exampl
Universal gates are logic gates that can be used to implement any Boolean function.
Universal gates are NAND and NOR gates.
They are called universal because they can be used to implement any Boolean function.
This is because NAND and NOR gates are functionally complete.
This means that any Boolean function can be expressed using only NAND or NOR gates.
Other gates like AND, OR, and NOT gates are not functionally complete.
F...
I applied via Naukri.com and was interviewed before Feb 2022. There were 3 interview rounds.
Cerium Systems interview questions for popular designations
Top trending discussions
posted on 4 Jul 2022
I applied via Campus Placement and was interviewed before Jul 2021. There were 2 interview rounds.
Standard Aptitude topics, 30 mins - 30 questions
It was not good, it contain mostly question of java programming.
Factorial of n and sum of n numbers using recursion
Create a recursive function to calculate factorial of n
Use a recursive function to calculate the sum of all n numbers
Handle base cases for both factorial and sum calculations
Example: Factorial of 5 = 5 * 4 * 3 * 2 * 1 = 120, Sum of first 5 numbers = 1 + 2 + 3 + 4 + 5 = 15
I applied via Campus Placement and was interviewed before Sep 2023. There were 3 interview rounds.
The first round was a mcq test based on aptitude and statstics
2nd round was a coding round. Three questions were given . Two were easy and one was medium
posted on 22 Nov 2021
I applied via Walk-in and was interviewed before Nov 2020. There was 1 interview round.
Some of the top questions asked at the Cerium Systems interview for experienced candidates -
The duration of Cerium Systems interview process can vary, but typically it takes about 2-4 weeks to complete.
based on 4 interviews
Interview experience
based on 173 reviews
Rating in categories
Associate Engineer
186
salaries
| ₹2.8 L/yr - ₹7.6 L/yr |
Physical Design Engineer
129
salaries
| ₹3 L/yr - ₹10 L/yr |
Design & Verification Engineer
83
salaries
| ₹3.1 L/yr - ₹10.6 L/yr |
Senior Engineer
61
salaries
| ₹8.3 L/yr - ₹31 L/yr |
Engineer
56
salaries
| ₹4 L/yr - ₹15.8 L/yr |
ITC Infotech
CitiusTech
HTC Global Services
Xoriant