Filter interviews by
RTL code for FIFO is a hardware description language code that implements a First-In-First-Out buffer.
Use Verilog or VHDL to write RTL code for FIFO
Define input and output ports for data and control signals
Implement logic for enqueue and dequeue operations
Use registers or memory elements to store data temporarily
Writing 50 transactions to a memory task
Use a loop to iterate 50 times and write each transaction to the memory
Ensure each transaction is unique and properly formatted
Verify the transactions after writing them to the memory
Mealy machines have outputs that depend on both present state and input, while Moore machines have outputs that depend only on present state.
Mealy machines have outputs that change asynchronously with input changes
Moore machines have outputs that change synchronously with state changes
Mealy machines have fewer states compared to Moore machines
Example: Traffic light controller is a Mealy machine as the output changes ba...
posted on 11 Oct 2024
I applied via Approached by Company and was interviewed before Oct 2023. There were 2 interview rounds.
Universal Verification Methodology (UVM) is a standardized methodology for verifying digital designs.
UVM is based on SystemVerilog and provides a standardized way to create testbenches for verifying digital designs.
It helps in improving verification productivity, reusability, and scalability.
UVM consists of a set of classes and macros that help in creating modular and reusable testbenches.
It supports constrained random...
Verilog is a hardware description language used for designing digital circuits.
Verilog is used to describe the behavior of electronic systems.
It is commonly used in the design and verification of digital circuits.
Verilog code consists of modules, which can be instantiated and interconnected to create complex systems.
Simulation tools like ModelSim can be used to test Verilog code before implementation on hardware.
Implementing an 8X1 mux using if else statements with clock and reset
Declare input signals, output signal, clock and reset signals
Use if else statements to select the output based on the select lines
Ensure proper handling of clock and reset signals
Example: if(sel == 3) output = in3;
Basic SV and UVM object oriented and some construction
Atria Logic interview questions for popular designations
Top trending discussions
I applied via Referral and was interviewed before Jan 2022. There were 4 interview rounds.
Mostly on TB components coding, different scenario coding..
Mostly on past project experience, different implementation on those projects.
Seeking new challenges and growth opportunities in the field of verification engineering.
Desire to work on more complex projects
Opportunity to learn and apply new technologies
Seeking a more collaborative and supportive work environment
Career advancement and professional development
Company restructuring or downsizing
Relocation or commute concerns
posted on 29 Feb 2024
I applied via Campus Placement and was interviewed in Jan 2024. There was 1 interview round.
posted on 22 Sep 2022
General ECE questions and all are MCQ. Basic electronics also important
I applied via Referral and was interviewed in Aug 2021. There was 1 interview round.
posted on 10 Feb 2024
I applied via Campus Placement and was interviewed in Jan 2024. There were 2 interview rounds.
Mcq questions based on aptitude(a bit ) and digital design, VLSI, Clock related questions
posted on 5 Apr 2024
based on 3 interviews
Interview experience
based on 7 reviews
Rating in categories
Verification Engineer
17
salaries
| ₹0 L/yr - ₹0 L/yr |
Design & Verification Engineer
9
salaries
| ₹0 L/yr - ₹0 L/yr |
Senior Salesforce Consultant
3
salaries
| ₹0 L/yr - ₹0 L/yr |
NXP Semiconductors
Qualcomm
Texas Instruments
Broadcom