Advanced Micro Devices Verification Engineer Interview Questions and Answers

Q1. Basics of analog , digital and vlsi
Add your answer
Q2. On face to face interview, they asked me abt my projects , digital, little analog , vlsi ( verilog), microcontrollers and c programming
Add your answer

Q1. The question was draw cmos inverter transfer characteristics and by varying some parameters they asked their effects on it.
Add your answer

Q1. Asked the working experience and the related skills to the new job
Add your answer

Q1. Coding questions in Verilog, Systemverilog, random constraints such as how to write a onehot in different ways
Add your answer

Q1. Asked the expectation of the base salary and overall compensation
Add your answer

Q1. Questions were on cashe memory, simple programming questions, puzzles
Add your answer

Q1. Computer architecture UVM SV Constraints
Add your answer
Q2. Fibonacci series constraints
Add your answer

Mcq questions based on aptitude(a bit ) and digital design, VLSI, Clock related questions

Q1. Had 4 technical interview rounds, Face-to face in Microchip Office 1st round - digital electronics based + coding(verilog or Vhdl) 2nd round - analog, microcontrollers, Digital electronics based questions ...read more
Add your answer

Q1. Fifo full condition
Ans. 
FIFO full condition occurs when the FIFO buffer is completely filled with data.
• Occurs when the number of items in the FIFO buffer reaches its maximum capacity

• Further writes to the FIFO buffer are blocked until some data is read out

• Can lead to data loss if not managed properly
Answered by AI
Add your answer
Q2. Verification of fifo
Add your answer

Q1. Puzzle on getting litres
Add your answer
Q2. Work related technical problems
Add your answer

General ECE questions and all are MCQ. Basic electronics also important

Q1. Fully related to ECE, need strong basics on Verilog
Add your answer