Filter interviews by
I applied via Campus Placement
Designed a smart irrigation system using IoT technology for Btech final project.
Implemented sensors to measure soil moisture levels
Utilized microcontrollers to control water flow based on sensor data
Developed a mobile app for remote monitoring and control
I applied via Referral and was interviewed before Nov 2023. There were 2 interview rounds.
Sort numbers using C
Computer cache performance refers to the efficiency of the cache memory in storing and retrieving data for the CPU.
Cache performance is measured by hit rate, miss rate, and latency.
A higher hit rate indicates better performance as more data is found in the cache.
Cache misses result in slower performance as data needs to be retrieved from main memory.
Latency refers to the time it takes to access data in the cache.
Cache ...
I applied via campus placement at National Institute of Technology, Surathkal and was interviewed before Nov 2023. There was 1 interview round.
Common defects in semiconductor fabrication process
Contamination: Foreign particles or impurities can cause defects in the semiconductor material.
Oxide Breakdown: Breakdown of the insulating oxide layer can lead to short circuits.
Photoresist Issues: Problems with the photoresist material can result in inaccurate patterning.
Etching Errors: Improper etching can cause damage to the semiconductor layers.
Lithography Defects...
SPC is used to monitor and improve yield by analyzing process data to detect variations and make adjustments.
SPC involves collecting data on key process parameters and using statistical tools to analyze trends and patterns.
By monitoring variations in the process, SPC helps identify potential issues before they impact yield.
SPC allows for real-time adjustments to be made to the process to maintain or improve yield level...
Intel interview questions for popular designations
I applied via LinkedIn and was interviewed in Jul 2023. There were 2 interview rounds.
Floorplan strategies involve calculating maximum macro counts, considering placement constraints and addressing congestion issues.
Floorplan strategies involve determining the maximum number of macros that can be accommodated within a block.
Placement constraints refer to the rules and guidelines that dictate where macros can be placed within the block.
Congestion issues arise when there is limited space or resources avai...
Get interview-ready with Top Intel Interview Questions
LeetCode medium-level and domain-specific questions.
I applied via LinkedIn and was interviewed in Apr 2024. There was 1 interview round.
Design a URL-shortening service
Generate a unique short code for each URL
Store the mapping of short code to original URL in a database
Redirect users from short URL to original URL
Consider implementing custom short links for users
Track analytics for shortened URLs
Was asked about methods for solving problems and meeting deadlines.
I applied via Campus Placement and was interviewed in Feb 2024. There were 2 interview rounds.
Logical questions were asked in round one
Top trending discussions
The duration of Intel interview process can vary, but typically it takes about less than 2 weeks to complete.
based on 156 interviews
Interview experience
Software Engineer
337
salaries
| ₹12 L/yr - ₹45 L/yr |
SOC Design Engineer
221
salaries
| ₹11.9 L/yr - ₹33.2 L/yr |
System Validation Engineer
197
salaries
| ₹12 L/yr - ₹45.7 L/yr |
Design Engineer
159
salaries
| ₹11.5 L/yr - ₹45.3 L/yr |
Software Development Engineer
153
salaries
| ₹12 L/yr - ₹43 L/yr |
Qualcomm
Nvidia
Microsoft Corporation
Advanced Micro Devices