Filter interviews by
posted on 2 Dec 2016
I applied via campus placement at Indian Institute of Technology (IIT), Chennai and was interviewed in Dec 2016. There were 5 interview rounds.
Passionate about component design, seeking advanced knowledge and skills through Mtech at IITM.
Passion for component design drives me to pursue further education and specialization.
Mtech at IITM offers a comprehensive curriculum and top-notch faculty in the field of component design.
I believe that the combination of my passion, drive, and the resources at IITM will enable me to excel in component design.
I applied via Referral and was interviewed before Aug 2023. There were 2 interview rounds.
Collaterals in PDK refer to additional files and documents that provide information and support for the Process Design Kit.
Collateral files may include documentation on process technology, design rules, device models, and simulation parameters
These collaterals help designers understand and utilize the PDK effectively
Examples of collaterals in PDK are process design rules (PDR), technology files, and layout design guide
Soft connect errors in LVS can be resolved by adjusting the connectivity rules and verifying the layout.
Review the connectivity rules to ensure they are correctly defined
Check for any missing or incorrect connections in the layout
Verify the layout against the design to identify and fix any discrepancies
Use debugging tools to pinpoint the source of the soft connect errors
Parasitics of a device refer to unwanted electrical properties that affect its performance.
Parasitics include resistance, capacitance, and inductance in a device.
They can cause signal delays, power losses, and interference.
Examples of parasitics are stray capacitance in a PCB trace or resistance in a wire.
Minimizing parasitics is crucial for optimizing device performance.
A MOS capacitor can be built by creating a metal-oxide-semiconductor structure.
Start by depositing a layer of oxide on a silicon substrate
Then deposit a layer of metal on top of the oxide
Finally, connect the metal layer to a terminal for the capacitor
What people are saying about Intel
I applied via campus placement at Indian Institute of Technology (IIT), Chennai and was interviewed in Dec 2016. There were 5 interview rounds.
Gates can be represented using arithmetic operations like AND, OR, NOT, XOR, etc.
AND gate can be represented using multiplication
OR gate can be represented using addition
NOT gate can be represented using subtraction
XOR gate can be represented using modulo operation
Arithmetic operations can be used to design complex logic circuits
Intel is a leader in the semiconductor industry with a strong focus on innovation and cutting-edge technology.
Intel has a reputation for being at the forefront of technological advancements
Intel invests heavily in research and development to stay ahead of the competition
Intel offers a challenging and rewarding work environment for engineers
Intel has a global presence and offers opportunities for career growth and devel...
Yes, I am also considering opportunities at Intel and AMD.
I have researched both companies and am impressed with their work in the semiconductor industry.
I believe my skills and experience would be a good fit for their component design teams.
I am open to exploring opportunities at other companies as well.
However, Intel and AMD are currently at the top of my list.
Intel interview questions for designations
I applied via campus placement at Indian Institute of Technology (IIT), Chennai and was interviewed in Dec 2016. There was 1 interview round.
Verilog code to synthesize a black box with clock input and one output signal.
Identify the functionality of the black box
Write the code for the input and output signals
Use Verilog modules to synthesize the circuit
Get interview-ready with Top Intel Interview Questions
I applied via campus placement at Indian Institute of Technology (IIT), Chennai and was interviewed in Dec 2016. There was 1 interview round.
Timing analysis changes for violating hold time and set up time constraints.
For violating hold time constraint, the circuit needs to be redesigned to increase the delay of the data path.
For violating set up time constraint, the circuit needs to be redesigned to decrease the delay of the data path.
Hold time violations can be resolved by inserting additional flip-flops or increasing the clock-to-Q delay.
Set up time viola...
I designed a component for a new smartphone model.
Developed a compact and efficient component for a smartphone
Collaborated with a team of engineers to ensure compatibility and functionality
Performed extensive testing and analysis to optimize performance
Implemented design changes based on feedback and requirements
Ensured compliance with industry standards and regulations
I applied via campus placement at Indian Institute of Technology (IIT), Chennai and was interviewed in Dec 2016. There was 1 interview round.
I applied via campus placement at Indian Institute of Technology (IIT), Chennai and was interviewed in Dec 2016. There were 5 interview rounds.
I want to join Intel because of its reputation for innovation, cutting-edge technology, and opportunities for growth.
Intel is a leading technology company known for its innovation in semiconductor manufacturing
Intel is a major player in the computer hardware industry, producing CPUs, GPUs, and other components
Intel has a strong focus on research and development, constantly pushing the boundaries of technology
Intel offe...
I applied via campus placement at Indian Institute of Technology (IIT), Chennai and was interviewed in Dec 2016. There were 3 interview rounds.
I applied via campus placement at Indian Institute of Technology (IIT), Chennai and was interviewed in Dec 2016. There were 4 interview rounds.
I applied via campus placement at Indian Institute of Technology (IIT), Chennai and was interviewed in Dec 2016. There were 3 interview rounds.
A domino logic circuit is a type of digital circuit that uses a chain of inverters to propagate a signal.
A domino logic circuit consists of a chain of inverters connected in series.
The output of each inverter is connected to the input of the next inverter.
The input signal is applied to the first inverter in the chain.
The output of the last inverter in the chain is the output of the circuit.
Domino logic circuits are fas...
Yes, voltage scaling can help speed up a circuit by increasing the voltage to improve signal propagation.
Increasing the voltage can reduce the resistance and capacitance effects, leading to faster signal propagation.
Voltage scaling can also increase the switching speed of transistors, improving overall circuit performance.
However, higher voltage levels may also increase power consumption and generate more heat, requiri...
Transistor level designs involve using transistors to create simple logic gates.
Transistors can be used to create logic gates such as AND, OR, and NOT gates.
In an AND gate, two transistors are connected in series.
In an OR gate, two transistors are connected in parallel.
In a NOT gate, a single transistor is used.
Logic gates can be combined to create more complex circuits.
4 Interview rounds
based on 4 reviews
Rating in categories
Software Engineer
340
salaries
| ₹12 L/yr - ₹45 L/yr |
SOC Design Engineer
222
salaries
| ₹11 L/yr - ₹36 L/yr |
System Validation Engineer
168
salaries
| ₹8.7 L/yr - ₹38.1 L/yr |
Software Development Engineer
156
salaries
| ₹10 L/yr - ₹40 L/yr |
Design Engineer
155
salaries
| ₹11.5 L/yr - ₹45.4 L/yr |
Qualcomm
Nvidia
Microsoft Corporation
Advanced Micro Devices