Filter interviews by
A 4x4 matrix with diagonal elements as multiples of 5.
Diagonal elements: [5, 10, 15, 20]
Non-diagonal elements can be any value
Example matrix: [[5, 2, 3, 4], [1, 10, 6, 7], [8, 9, 15, 11], [12, 13, 14, 20]]
Test bench environment for FIFO involves creating stimuli to test the functionality of a FIFO design.
Create stimulus to write data into the FIFO
Create stimulus to read data from the FIFO
Implement checks to verify data integrity and order
Randomize data inputs to test different scenarios
Monitor FIFO status signals for debugging
There are three types of transitions in PCIe: TLP (Transaction Layer Packet) Data, TLP Address, and DLLP (Data Link Layer Packet).
TLP (Transaction Layer Packet) Data transition carries payload data from the sender to the receiver.
TLP Address transition contains the address information of the data being transmitted.
DLLP (Data Link Layer Packet) transition is used for flow control and error handling.
I have faced various DRCs and simulation debugs in my experience as a Senior DFT Engineer.
I have encountered DRCs related to clock domain crossing issues
I have debugged simulation mismatches between RTL and gate-level netlists
I have resolved DRC violations related to scan chain connectivity
I have optimized scan chain insertion to meet timing constraints
An interrupt is a signal sent to the CPU to alert it of an event that needs immediate attention. ISR stands for Interrupt Service Routine, which is a function that handles the interrupt.
Interrupt is a mechanism used by hardware devices to request attention from the CPU.
ISR is a specific routine that is executed in response to an interrupt.
ISRs are used to handle events that require immediate attention, such as hardware...
Programs on bit wise operators
Swapping the values of two variables without using a temporary variable.
Use XOR operation to swap two variables without using a temporary variable.
Example: a = 5, b = 10. After swapping, a = 10, b = 5.
Implementation of protocol involves defining rules and procedures for communication between devices or systems.
Define the purpose and scope of the protocol
Specify the format and structure of data to be exchanged
Establish rules for error detection and correction
Implement protocol using programming languages like C, Python, or Java
Test the protocol for interoperability and performance
InSemi Technology Services interview questions for popular designations
Antenna issues can be solved by proper layout techniques and design considerations.
Ensure proper spacing between antenna and other components to reduce interference
Use shielding techniques like ground planes or metal layers to minimize radiation
Optimize the shape and size of the antenna for better performance
Avoid sharp corners or discontinuities in the antenna layout
Perform simulations and testing to validate the ante
Get interview-ready with Top InSemi Technology Services Interview Questions
SystemVerilog arrays are data structures that store multiple elements of the same data type. Tasks and functions are reusable blocks of code.
SystemVerilog arrays can be declared using the 'array' keyword, with different types like dynamic arrays, associative arrays, and queues.
Tasks are reusable blocks of code that can contain a sequence of statements and can be called multiple times within a module.
Functions are simil...
Ants move in triangular, whats the possibility of not moving opposite to each other
I applied via LinkedIn and was interviewed in Jan 2024. There was 1 interview round.
I applied via LinkedIn and was interviewed in Dec 2022. There were 4 interview rounds.
I applied via Campus Placement and was interviewed in Mar 2022. There were 4 interview rounds.
It had write up test, questions were so basic related to digital electronics, verilog, pseudo codes of C, aptitude.
Top trending discussions
based on 12 interviews
Interview experience
based on 65 reviews
Rating in categories
Design Engineer
49
salaries
| ₹3.6 L/yr - ₹14 L/yr |
Senior Design Engineer
45
salaries
| ₹6 L/yr - ₹22.5 L/yr |
Verification Engineer
31
salaries
| ₹4 L/yr - ₹13.6 L/yr |
Physical Design Engineer
26
salaries
| ₹3.6 L/yr - ₹15 L/yr |
Associate Verification Engineer
23
salaries
| ₹3.5 L/yr - ₹9 L/yr |
TCS
Wipro
Infosys
HCLTech