Filter interviews by
Technical assessment
Latch is level triggered and stores data while enabled. Flip-flop is edge triggered and stores data on clock signal.
Latch is asynchronous while flip-flop is synchronous
Latch has only one input while flip-flop has two inputs
SR latch, D latch, and JK latch are examples of latches
D flip-flop, JK flip-flop, and T flip-flop are examples of flip-flops
Top trending discussions
posted on 9 Jan 2025
I applied via Referral and was interviewed in Dec 2024. There were 2 interview rounds.
I was interviewed in Dec 2024.
A URL shortener is a service that takes a long URL and generates a short, unique URL that redirects to the original URL.
URL shorteners use a database to store the original long URLs and their corresponding short URLs.
When a user requests a short URL, the service checks the database for the corresponding long URL and redirects the user.
The short URL is typically generated using an algorithm that creates a unique identif...
posted on 1 Mar 2024
I applied via Indeed and was interviewed in Aug 2023. There were 2 interview rounds.
posted on 9 May 2023
I applied via Internshala and was interviewed before May 2022. There were 3 interview rounds.
posted on 11 Oct 2022
I applied via Internshala and was interviewed in Apr 2022. There were 3 interview rounds.
posted on 1 May 2022
I applied via campus placement at National Institute of Technology (NIT), Patna and was interviewed in Nov 2021. There were 3 interview rounds.
I applied via Referral and was interviewed before May 2020. There were 4 interview rounds.
Interview experience
based on 1 review
Rating in categories
Design Engineer
47
salaries
| ₹3.6 L/yr - ₹14 L/yr |
Senior Design Engineer
43
salaries
| ₹7 L/yr - ₹22.5 L/yr |
Verification Engineer
31
salaries
| ₹4 L/yr - ₹13.6 L/yr |
Physical Design Engineer
26
salaries
| ₹3.6 L/yr - ₹15 L/yr |
Associate Verification Engineer
23
salaries
| ₹3.5 L/yr - ₹9 L/yr |
TCS
Wipro
Infosys
HCLTech