i
Cadence Design Systems
Filter interviews by
I applied via Job Portal and was interviewed in Jan 2024. There was 1 interview round.
A C program to generate Fibonacci series
Declare variables to store current and previous Fibonacci numbers
Use a loop to calculate and print Fibonacci numbers
Handle edge cases like 0 and 1 separately
A up counter circuit is a digital circuit that counts upwards in binary sequence.
Use flip-flops to store the count value
Connect the output of one flip-flop to the clock input of the next flip-flop
Use logic gates to control the counting sequence
Add a reset input to clear the count when needed
I applied via Campus Placement and was interviewed in Nov 2023. There were 2 interview rounds.
I applied via Campus Placement and was interviewed before Oct 2022. There were 3 interview rounds.
Medium good assesment test
Cadence Design Systems interview questions for designations
I applied via Referral and was interviewed before May 2023. There was 1 interview round.
Top trending discussions
C, c++ python and simple aptitude
A CMOS inverter is a type of digital logic gate that switches between high and low voltage levels.
CMOS stands for Complementary Metal-Oxide-Semiconductor
It consists of a PMOS (p-type metal-oxide-semiconductor) and NMOS (n-type metal-oxide-semiconductor) transistor connected in series
When the input is high, the PMOS transistor conducts and the output is low
When the input is low, the NMOS transistor conducts and the outp...
1 Interview rounds
based on 7 reviews
Rating in categories
Lead Software Engineer
153
salaries
| ₹18.2 L/yr - ₹47.4 L/yr |
Software Engineer2
99
salaries
| ₹13 L/yr - ₹26 L/yr |
Principal Software Engineer
91
salaries
| ₹24.9 L/yr - ₹52 L/yr |
Design Engineer
71
salaries
| ₹7 L/yr - ₹25 L/yr |
Lead Design Engineer
62
salaries
| ₹18.7 L/yr - ₹40 L/yr |
Synopsys
Mentor Graphics
Ansys Software Private Limited
Autodesk