Upload Button Icon Add office photos

Filter interviews by

Wafer Space FPGA and RTL Design Engineer Interview Questions and Answers

Updated 3 Dec 2024

Wafer Space FPGA and RTL Design Engineer Interview Experiences

1 interview found

Interview experience
4
Good
Difficulty level
Moderate
Process Duration
Less than 2 weeks
Result
-

I applied via LinkedIn and was interviewed in Nov 2024. There was 1 interview round.

Round 1 - Technical 

(2 Questions)

  • Q1. Counter code and waveform
  • Q2. Fifo depth calculation.

Interview questions from similar companies

Interview experience
5
Excellent
Difficulty level
Moderate
Process Duration
2-4 weeks
Result
-

I applied via LinkedIn and was interviewed in Dec 2024. There was 1 interview round.

Round 1 - Technical 

(1 Question)

  • Q1. To write verilog code for counters and adders. Flipflops,latches,protocol
Interview experience
5
Excellent
Difficulty level
Moderate
Process Duration
2-4 weeks
Result
Selected Selected

I applied via Approached by Company and was interviewed in Jul 2024. There was 1 interview round.

Round 1 - One-on-one 

(1 Question)

  • Q1. About work experience
Interview experience
4
Good
Difficulty level
Moderate
Process Duration
Less than 2 weeks
Result
-

I applied via Naukri.com and was interviewed in Jun 2023. There were 2 interview rounds.

Round 1 - Technical 

(1 Question)

  • Q1. Total 3 rounds, self introduction, project related questions, all technical. Lint cdc synthesis related questions 3 Rd hr round general salary expectation and remaining discussions.
Round 2 - Coding Test 

Basic codes flipflop, reset synchronisation.

I applied via Naukri.com and was interviewed in Feb 2022. There were 2 interview rounds.

Round 1 - Resume Shortlist 
Pro Tip by AmbitionBox:
Keep your resume crisp and to the point. A recruiter looks at your resume for an average of 6 seconds, make sure to leave the best impression.
View all tips
Round 2 - Technical 

(1 Question)

  • Q1. Blocking non blocking, counter, asynchronous and synchronous reset, oops concepts, function and task

Interview Preparation Tips

Interview preparation tips for other job seekers - Keep trying beleive me it will surely happen.

Wafer Space Interview FAQs

How many rounds are there in Wafer Space FPGA and RTL Design Engineer interview?
Wafer Space interview process usually has 1 rounds. The most common rounds in the Wafer Space interview process are Technical.
What are the top questions asked in Wafer Space FPGA and RTL Design Engineer interview?

Some of the top questions asked at the Wafer Space FPGA and RTL Design Engineer interview -

  1. Counter code and wavef...read more
  2. Fifo depth calculati...read more

Tell us how to improve this page.

Wafer Space FPGA and RTL Design Engineer Interview Process

based on 1 interview

Interview experience

4
  
Good
View more

Interview Questions from Similar Companies

TCS Interview Questions
3.7
 • 10.3k Interviews
Infosys Interview Questions
3.7
 • 7.6k Interviews
Wipro Interview Questions
3.7
 • 5.6k Interviews
Tech Mahindra Interview Questions
3.5
 • 3.8k Interviews
HCLTech Interview Questions
3.5
 • 3.7k Interviews
LTIMindtree Interview Questions
3.8
 • 2.9k Interviews
Mphasis Interview Questions
3.4
 • 792 Interviews
Cyient Interview Questions
3.7
 • 281 Interviews
View all
Senior Software Engineer
52 salaries
unlock blur

₹7.2 L/yr - ₹19 L/yr

Design Engineer
30 salaries
unlock blur

₹4.7 L/yr - ₹20 L/yr

Design Engineer II
18 salaries
unlock blur

₹7 L/yr - ₹23.5 L/yr

Software Engineer
17 salaries
unlock blur

₹4.2 L/yr - ₹11.5 L/yr

Technical Lead
16 salaries
unlock blur

₹13 L/yr - ₹38 L/yr

Explore more salaries
Compare Wafer Space with

TCS

3.7
Compare

Infosys

3.6
Compare

Wipro

3.7
Compare

HCLTech

3.5
Compare
Did you find this page helpful?
Yes No
write
Share an Interview