AmbitionBox
Interview Questions
- Reviews
- Salaries
- Interview Questions
- About Company
- Benefits
- Jobs
- Office Photos
- Community
Add office photos
Filter interviews by
Wafer Space Design & Verification Engineer Interview Questions and Answers
Wafer Space Design & Verification Engineer Interview Experiences
1 interview found
Vishnu K
I applied via Campus Placement
Normal Aptitude questions, We can prepare for it using general aptitude questions available in internet.
(1 Question)
- Q1. Technical Questions (Digital Electronics, Verilog, Computer Architecture)
(1 Question)
- Q1. HR Discussion will just our introduction and some normal hr questions
Top trending discussions
Interview questions from similar companies
Design & Verification Engineer Interview Questions & Answers
MediaTek India Technology
Anonymous
posted on 10 Dec 2024
Selected
I applied via Company Website and was interviewed before Dec 2023. There were 3 interview rounds.
Digital,Verilog, SV based questions with some quants.
SV & UVM concepts with some examples would be fine.
(2 Questions)
- Q1. Self Introduction
- Q2. Why do you want to join this organisation.
- Ans.
I want to join this organization because of its reputation for innovation and commitment to excellence in design and verification engineering.
I am impressed by the company's track record of developing cutting-edge technologies.
I believe that working at this organization will provide me with opportunities for professional growth and development.
I am excited about the chance to collaborate with a team of talented enginee...
Design & Verification Engineer Interview Questions & Answers
Mirafra Technologies
Anonymous
posted on 28 Jul 2024
(2 Questions)
- Q1. Project questions
- Q2. Sv and uvm basics
(2 Questions)
- Q1. Pcie basic questions
- Q2. SV and UVM basics
Design & Verification Engineer Interview Questions & Answers
Mirafra Technologies
Anonymous
posted on 19 Nov 2022
I applied via LinkedIn and was interviewed in May 2022. There were 4 interview rounds.
This round consists of technical test which was focusing on electronics subjects.
(1 Question)
- Q1. In this round , questions were asked in digital design , verilog and projects.
(1 Question)
- Q1. In this round as usual HR questions were asked.
Interview Preparation Tips
In HR interview threy will say you " Best of Luck for future endeavors with Mirafra " but they will not send you offer letters. Hahahahahahha
It is not good for freshers, they are playing with freshers
Design & Verification Engineer Interview Questions & Answers
Mirafra Technologies
Anonymous
posted on 24 Jul 2024
(5 Questions)
- Q1. Write code randc behaviour
- Ans.
randc behavior generates random complex numbers with specified distribution
Use randc to generate random complex numbers
Specify distribution using arguments like mean, variance, etc.
Example: randc(10, 1, 2) generates 10 random complex numbers with mean 1 and variance 2
- Q2. Functinal coverage
- Q3. Code coverage related questions
- Q4. Monitor and scoreboard connections
- Q5. Project related questions
Skills evaluated in this interview
Senior Software Engineer Interview Questions & Answers
MediaTek India Technology
Anonymous
posted on 25 May 2021
I applied via Recruitment Consultant and was interviewed before May 2020. There were 3 interview rounds.
Interview Questionnaire
3 Questions
- Q1. RRC related questions, CSFB,SRVCC,SIB parameters
- Q2. LTE configurations, Handovers, and use case scenarios. MAC HARQ processing
- Q3. Basic C questions, pointers,strings, bit manipulation , linked list
Interview Preparation Tips
Software Engineer Interview Questions & Answers
Mirafra Technologies
Shobhit Verma
posted on 13 Jul 2021
Interview Questionnaire
1 Question
- Q1. How do you rate yourself in c?
Software Developer Interview Questions & Answers
Soliton Technologies
Anonymous
posted on 19 Nov 2020
I applied via Referral and was interviewed in Oct 2020. There was 1 interview round.
Interview Questionnaire
1 Question
- Q1. Connected sum hacker rank problem
- Ans.
Connected sum problem involves finding the number of connected components in a graph
The problem can be solved using DFS or BFS algorithm
The input graph can be represented using adjacency list or matrix
The output is the number of connected components in the graph
Interview Preparation Tips
Skills evaluated in this interview
Senior Software Engineer Interview Questions & Answers
MediaTek India Technology
Anonymous
posted on 5 Aug 2021
I applied via Naukri.com and was interviewed in Feb 2021. There were 3 interview rounds.
Interview Questionnaire
1 Question
- Q1. 5G Call Flow,ENDC Procedure ,RRC layer,Mac layer,Python scripting
Interview Preparation Tips
I applied via Campus Placement and was interviewed in Dec 2016. There were 5 interview rounds.
Interview Questionnaire
2 Questions
- Q1. Communication Concepts
- Q2. Embedded Concepts
Interview Preparation Tips
Experience: Shortlisted based on CGPA and Profile
Tips: CGPA above 7.5 and Communication/CS based coursework/ability
Round: Test
Experience: C Coding Questions which checked basic knowledge of C
Tips: Brush up your C skills. Questions are easy but may require knowledge of stuff like what is big endian and little endian etc.
Duration: 1 hour 30 minutes
Total Questions: 12
Round: Technical Interview
Experience: My Communication relation concepts were tested. My Major Project was asked in detail.
Tips: If Comm background, prepare ITC, MultiCarrier/Wireless at a good level. If not they will ask C.
Round: Technical Interview
Experience: I was asked basic level embedded concepts.
Tips: Prepare on the following and similar stuff : How to implement a pseudo dynamic memory allocation using flash memory- which data structure to use. How does Inter Process Communication work. How does a multicore processor synchronizes its cores. If Comm background, give the TX and RX chain design (Wireless System Design)
Skills: Communication Systems, Embedded Systems, C Programming
College Name: IIT Madras
Wafer Space Interview FAQs
Tell us how to improve this page.
Wafer Space Interviews By Designations
- Wafer Space Design & Verification Engineer Interview Questions
- Wafer Space Design Engineer Interview Questions
- Wafer Space Design Engineer II Interview Questions
- Wafer Space Senior Design Engineer Interview Questions
- Wafer Space Trainee Design Engineer Interview Questions
- Wafer Space FPGA and RTL Design Engineer Interview Questions
- Wafer Space Senior Software Engineer 2 Interview Questions
Interview Questions for Popular Designations
- Verification Engineer Interview Questions
- Asic Design Verification Engineer Interview Questions
- Senior Verification Engineer Interview Questions
- Embedded Engineer Interview Questions
- Physical Design Engineer Interview Questions
- Embedded Developer Interview Questions
- Verification & Validation Engineer Interview Questions
- Embedded Firmware Engineer Interview Questions
- Show more
Wafer Space Design & Verification Engineer Interview Process
based on 1 interview
Interview experience
Interview Questions from Similar Companies
Wafer Space Design & Verification Engineer Reviews and Ratings
based on 1 review
Rating in categories
|
Senior Software Engineer
52
salaries
|  ₹7.2 L/yr - ₹19 L/yr |
|
Design Engineer
30
salaries
| ₹3 L/yr - ₹11.2 L/yr |
|
Staff Engineer
24
salaries
| ₹32 L/yr - ₹40 L/yr |
|
Software Engineer
19
salaries
| ₹4.2 L/yr - ₹11.1 L/yr |
|
Design Engineer II
18
salaries
| ₹7 L/yr - ₹23.5 L/yr |
Carrier Midea
Mirafra Technologies
STJ Electronics
Element14
- Home >
- Interviews >
- Wafer Space Interview Questions >
- Wafer Space Design & Verification Engineer Interview Questions
