Upload Button Icon Add office photos
Engaged Employer

i

This company page is being actively managed by Sierra Circuits Team. If you also belong to the team, you can get access from here

Sierra Circuits Verified Tick

Compare button icon Compare button icon Compare
3.9

based on 63 Reviews

Filter interviews by

Sierra Circuits Design Engineer Interview Questions and Answers

Updated 11 Jun 2024

Sierra Circuits Design Engineer Interview Experiences

1 interview found

Interview experience
2
Poor
Difficulty level
Easy
Process Duration
Less than 2 weeks
Result
Selected Selected

I applied via Referral and was interviewed in Dec 2023. There were 4 interview rounds.

Round 1 - Aptitude Test 

They need fewer people in less salary, so don't waste your time.

Round 2 - Aptitude Test 

Electronic question.

Round 3 - Case Study 

Hr interviews with basic questions

Round 4 - Technical 

(2 Questions)

  • Q1. Fhhh ffhjj fjfj gjj
  • Q2. Dhh ffhhh fjfj fjjfj

Interview Preparation Tips

Interview preparation tips for other job seekers - Don't waste you time

Interview questions from similar companies

Interview experience
5
Excellent
Difficulty level
-
Process Duration
-
Result
-
Round 1 - Technical 

(2 Questions)

  • Q1. CDC technique , and why need of CDC
  • Ans. 

    CDC stands for Clock Domain Crossing technique used in digital design to ensure proper data transfer between different clock domains.

    • CDC technique involves synchronizing data signals when crossing between different clock domains to prevent metastability issues.

    • It is necessary because different clock domains operate at different frequencies and can lead to data corruption if not properly synchronized.

    • Common CDC techniqu...

  • Answered by AI
  • Q2. How to transfer multiple bits in CDC
  • Ans. 

    Transfer multiple bits in CDC involves using a parallel data transfer method.

    • Use parallel data transfer method to transfer multiple bits simultaneously

    • Implement a shift register to store and shift out multiple bits

    • Utilize multiplexers to select and transfer specific bits

    • Consider using a bus architecture for efficient data transfer

  • Answered by AI

Skills evaluated in this interview

Interview experience
1
Bad
Difficulty level
Hard
Process Duration
More than 8 weeks
Result
Selected Selected

I applied via Indeed and was interviewed before Jan 2024. There were 4 interview rounds.

Round 1 - Technical 

(2 Questions)

  • Q1. Questions based on analog circuit design, verilog modules, register transistor logics, CMOS etc
  • Q2. Common questions related to analog circuits, specifically focusing on MOSFETs.
Round 2 - Technical 

(1 Question)

  • Q1. Project related questions mostly based on practical implementations and issues debugged.
Round 3 - Technical 

(1 Question)

  • Q1. Project related questions and managerial questions.
Round 4 - HR 

(1 Question)

  • Q1. Typical HR questions

Interview Preparation Tips

Interview preparation tips for other job seekers - Prepare for best and expect the worst in terms of interview experience. HR management is worst and they'll keep finding replacements of yours even after selecting. So you should also have plan B incase your candidature gets rejected. I declined the offer and joined another company.
Interview experience
5
Excellent
Difficulty level
Moderate
Process Duration
2-4 weeks
Result
Selected Selected

I applied via Campus Placement and was interviewed before Jun 2023. There were 2 interview rounds.

Round 1 - Aptitude Test 

(2 Questions)

  • Q1. Basics of cmos, working of cmos etc
  • Q2. Aptitude questions, logic design questions
Round 2 - One-on-one 

(2 Questions)

  • Q1. Based on resume, projects done in college
  • Q2. CMOS basics, synchronous clocks etc etc
Interview experience
4
Good
Difficulty level
Moderate
Process Duration
Less than 2 weeks
Result
Selected Selected

I applied via Approached by Company and was interviewed in Jan 2024. There was 1 interview round.

Round 1 - Interview 

(1 Question)

  • Q1. What is your biggest weakness
Interview experience
1
Bad
Difficulty level
Moderate
Process Duration
2-4 weeks
Result
Selected Selected

I was interviewed before Mar 2023.

Round 1 - HR 

(1 Question)

  • Q1. Basic detail of family, but talking about salary insight they don’t pay what they commit over call
Round 2 - Technical 

(2 Questions)

  • Q1. Related to motor only
  • Q2. Question related to motor
Interview experience
5
Excellent
Difficulty level
Moderate
Process Duration
Less than 2 weeks
Result
Selected Selected

I applied via Approached by Company and was interviewed before Aug 2023. There were 2 interview rounds.

Round 1 - Coding Test 

Basic coding questions and questions based on resume

Round 2 - HR 

(3 Questions)

  • Q1. About the latest qualification.
  • Q2. About previous employment
  • Q3. About my motivation to join
Interview experience
1
Bad
Difficulty level
Hard
Process Duration
More than 8 weeks
Result
Selected Selected

I applied via Indeed and was interviewed before Jan 2024. There were 4 interview rounds.

Round 1 - Technical 

(2 Questions)

  • Q1. Questions based on analog circuit design, verilog modules, register transistor logics, CMOS etc
  • Q2. Common questions related to analog circuits, specifically focusing on MOSFETs.
Round 2 - Technical 

(1 Question)

  • Q1. Project related questions mostly based on practical implementations and issues debugged.
Round 3 - Technical 

(1 Question)

  • Q1. Project related questions and managerial questions.
Round 4 - HR 

(1 Question)

  • Q1. Typical HR questions

Interview Preparation Tips

Interview preparation tips for other job seekers - Prepare for best and expect the worst in terms of interview experience. HR management is worst and they'll keep finding replacements of yours even after selecting. So you should also have plan B incase your candidature gets rejected. I declined the offer and joined another company.
Interview experience
5
Excellent
Difficulty level
Moderate
Process Duration
2-4 weeks
Result
Selected Selected

I applied via Campus Placement and was interviewed before Jun 2023. There were 2 interview rounds.

Round 1 - Aptitude Test 

(2 Questions)

  • Q1. Basics of cmos, working of cmos etc
  • Q2. Aptitude questions, logic design questions
Round 2 - One-on-one 

(2 Questions)

  • Q1. Based on resume, projects done in college
  • Q2. CMOS basics, synchronous clocks etc etc

Interview Questionnaire 

3 Questions

  • Q1. 1.knowledge regarding the design and development of Aluminium Pressure die casting,sheet metal parts, injection molding.
  • Q2. 2.knowledge regarding the components of Induction motor & it's function.
  • Q3. 3.software proficiency in Solidworks 2019.
  • Ans. 

    Proficient in Solidworks 2019 with experience in designing complex mechanical systems.

    • Expertise in creating 3D models, assemblies, and drawings

    • Ability to perform simulations and analysis using Solidworks Simulation

    • Experience in designing complex mechanical systems such as robotic arms and automated machinery

    • Proficient in using Solidworks PDM for managing design data

    • Familiarity with Solidworks Electrical for designing e...

  • Answered by AI

Sierra Circuits Interview FAQs

How many rounds are there in Sierra Circuits Design Engineer interview?
Sierra Circuits interview process usually has 4 rounds. The most common rounds in the Sierra Circuits interview process are Aptitude Test, Case Study and Technical.
What are the top questions asked in Sierra Circuits Design Engineer interview?

Some of the top questions asked at the Sierra Circuits Design Engineer interview -

  1. fhhh ffhjj fjfj ...read more
  2. dhh ffhhh fjfj fj...read more

Tell us how to improve this page.

Sierra Circuits Design Engineer Interview Process

based on 1 interview

Interview experience

2
  
Poor
View more
Sierra Circuits Design Engineer Salary
based on 6 salaries
₹2.6 L/yr - ₹10.9 L/yr
36% more than the average Design Engineer Salary in India
View more details

Sierra Circuits Design Engineer Reviews and Ratings

based on 1 review

4.0/5

Rating in categories

4.0

Skill development

4.0

Work-life balance

3.0

Salary

4.0

Job security

4.0

Company culture

4.0

Promotions

5.0

Work satisfaction

Explore 1 Review and Rating
Component Engineer
31 salaries
unlock blur

₹3 L/yr - ₹6 L/yr

Assembly Engineer
22 salaries
unlock blur

₹2.2 L/yr - ₹6.2 L/yr

PCB Assembly Engineer
20 salaries
unlock blur

₹3 L/yr - ₹5.6 L/yr

SMT Engineer
16 salaries
unlock blur

₹4 L/yr - ₹6.3 L/yr

PCB Design Engineer
15 salaries
unlock blur

₹4 L/yr - ₹6.9 L/yr

Explore more salaries
Compare Sierra Circuits with

Circuit Systems (India) Private Limited - PCB Power

3.5
Compare

Circuit System India

3.7
Compare

Fine Lines

3.8
Compare

Cipsa Tec

3.7
Compare
Did you find this page helpful?
Yes No
write
Share an Interview