Filter interviews by
I applied via Approached by Company and was interviewed before Feb 2023. There was 1 interview round.
I applied via Naukri.com and was interviewed before Dec 2020. There were 4 interview rounds.
Yes, I can handle pressure effectively by staying calm, prioritizing tasks, and seeking support when needed.
I have experience working on high-pressure projects and meeting tight deadlines.
I am able to stay calm and focused under stressful situations.
I prioritize tasks and manage my time effectively to handle multiple responsibilities.
I communicate effectively with team members and seek support when needed.
I have succes...
Top trending discussions
posted on 8 Jan 2015
Discussion on soil mechanics starting from modulus of elasticity to liquifaction
Modulus of elasticity is a measure of soil stiffness
Soil strength is important in determining its ability to withstand loads
Liquifaction occurs when soil loses strength and behaves like a liquid
Factors affecting soil strength include soil type, moisture content, and stress history
Liquifaction can lead to soil failure and damage to structure
Flip flops and latches are both sequential logic circuits, but flip flops are edge-triggered while latches are level-triggered.
Flip flops are edge-triggered, meaning they change state only on a clock edge.
Latches are level-triggered, meaning they change state as long as the enable signal is active.
Flip flops are more commonly used in synchronous systems for data storage and transfer.
Latches are simpler in design and fa...
Verilog is a hardware description language used for digital circuit design, while SystemVerilog is an extension that adds features for verification and design.
Verilog is used for digital circuit design, while SystemVerilog is used for verification and design
SystemVerilog includes features like classes, randomization, and assertions for verification purposes
Verilog is more focused on describing the behavior of hardware ...
I applied via Naukri.com and was interviewed in Mar 2022. There were 2 interview rounds.
Logical thinking
Asynchronous FIFO counter code is used to implement a FIFO buffer with asynchronous read and write operations.
Asynchronous FIFO is a type of FIFO buffer where the read and write operations are not synchronized.
The counter code is used to keep track of the number of elements in the FIFO buffer.
Example code snippet: int counter = 0; // Initialize counter for FIFO buffer
I applied via LinkedIn and was interviewed in Mar 2024. There were 2 interview rounds.
Verilog code for a mod 3 counter is a sequential circuit that counts in binary from 0 to 2 and then resets to 0.
Use a 2-bit register to store the current count value.
Increment the count value on each clock cycle.
Reset the count value to 0 when it reaches 3.
Set and hold slack are calculated by subtracting the required time from the actual time for setup and hold constraints.
Set slack = Actual arrival time - Required arrival time for setup constraint
Hold slack = Required arrival time - Actual arrival time for hold constraint
Positive slack indicates the timing constraint is met, negative slack indicates violation
Example: Set slack = 0.2ns, Hold slack = -0.1ns
As a Design Engineer in my current company, my roles and responsibilities include designing and developing new products, collaborating with cross-functional teams, conducting research and analysis, and ensuring compliance with industry standards.
Designing and developing new products
Collaborating with cross-functional teams
Conducting research and analysis
Ensuring compliance with industry standards
E2E ECC (End-to-End Error Correction Code) is implemented through algorithms that detect and correct errors in data transmission.
E2E ECC algorithms are used to ensure data integrity from the source to the destination.
These algorithms add redundant bits to the data being transmitted, allowing for error detection and correction.
Examples of E2E ECC algorithms include Reed-Solomon codes and Hamming codes.
I applied via Naukri.com and was interviewed in Aug 2024. There were 5 interview rounds.
Kindly plan to -Online mode
I have experience working in a fast-paced environment with high workload, handling multiple projects simultaneously.
Managed workload effectively by prioritizing tasks based on deadlines and importance
Collaborated with team members to ensure projects were completed on time and within budget
Background in designing mechanical components for automotive industry at XYZ Company
Experience working on projects with tight deadli
Pratical rest in design related
Group discussion with management team
posted on 2 Dec 2024
I applied via Recruitment Consulltant and was interviewed in Nov 2024. There was 1 interview round.
based on 1 interview
Interview experience
based on 11 reviews
Rating in categories
Design Engineer
68
salaries
| ₹0 L/yr - ₹0 L/yr |
Senior Engineer
48
salaries
| ₹0 L/yr - ₹0 L/yr |
Senior Design Engineer
41
salaries
| ₹0 L/yr - ₹0 L/yr |
Engineer
29
salaries
| ₹0 L/yr - ₹0 L/yr |
Software Engineer
25
salaries
| ₹0 L/yr - ₹0 L/yr |
Tata Group
Reliance Industries
Adani Group
Mahindra & Mahindra