Filter interviews by
I applied via Campus Placement and was interviewed before Apr 2023. There was 1 interview round.
based on 12 interviews
Interview experience
based on 19 reviews
Rating in categories
Verification Engineer
24
salaries
| ₹0 L/yr - ₹0 L/yr |
RTL Design Engineer
17
salaries
| ₹0 L/yr - ₹0 L/yr |
Asic Verification Engineer
16
salaries
| ₹0 L/yr - ₹0 L/yr |
Asic RTL Design Engineer
9
salaries
| ₹0 L/yr - ₹0 L/yr |
Design Engineer
6
salaries
| ₹0 L/yr - ₹0 L/yr |
Synopsys
Cadence Design Systems
Mentor Graphics
Xilinx