Filter interviews by
I applied via Campus Placement and was interviewed before Apr 2023. There was 1 interview round.
Top trending discussions
based on 1 interview
Interview experience
Verification Engineer
21
salaries
| ₹1.8 L/yr - ₹8 L/yr |
RTL Design Engineer
17
salaries
| ₹3.1 L/yr - ₹13.1 L/yr |
Asic Verification Engineer
16
salaries
| ₹3.2 L/yr - ₹9 L/yr |
Asic RTL Design Engineer
9
salaries
| ₹6 L/yr - ₹11 L/yr |
Design Engineer
6
salaries
| ₹2.7 L/yr - ₹4.6 L/yr |
Synopsys
Cadence Design Systems
Mentor Graphics
Xilinx