Filter interviews by
Clear (1)
I applied via Internshala and was interviewed in Mar 2024. There was 1 interview round.
I applied via Referral and was interviewed before Nov 2023. There were 2 interview rounds.
Non-blocking allows multiple tasks to run concurrently, while blocking stops the current task until a certain condition is met.
Non-blocking allows tasks to run concurrently without waiting for each other to finish.
Blocking stops the current task until a certain condition is met, potentially causing delays in execution.
Non-blocking is commonly used in asynchronous programming, while blocking is more traditional and sync...
I applied via Referral and was interviewed before Jun 2023. There were 2 interview rounds.
Design a micro arch for a given problem
Identify the specific problem that the micro arch needs to solve
Consider the size and scale of the micro arch in relation to the problem
Design the structure of the micro arch to efficiently address the problem
Ensure that the materials used are suitable for the intended purpose
Verilog code for micro architecture design
Define modules for different components of the micro architecture
Implement data paths and control logic using Verilog
Use registers, multiplexers, and other logic gates to design the micro architecture
Test the functionality of the micro architecture using simulation tools
Top trending discussions
I applied via Indeed and was interviewed before Jan 2024. There were 4 interview rounds.
posted on 26 Jun 2024
I applied via LinkedIn and was interviewed in May 2024. There was 1 interview round.
Code for constraints
Code for driver
posted on 27 Jul 2024
Designed and implemented a cloud-based data analytics platform for real-time monitoring of network performance.
Led a team of 5 engineers in developing the platform using AWS services such as EC2, S3, and Lambda functions
Integrated data visualization tools like Tableau for generating reports and dashboards
Implemented machine learning algorithms for predictive analysis of network outages
Collaborated with stakeholders to ...
IV characteristics of CMOS inverter show the relationship between input voltage and output current.
CMOS inverter has two transistors - NMOS and PMOS connected in series.
For low input voltage, NMOS is ON and PMOS is OFF, resulting in low output voltage.
For high input voltage, NMOS is OFF and PMOS is ON, resulting in high output voltage.
The transition between low and high output voltage occurs at the threshold voltage.
Th...
Set up time and hold time are timing requirements in digital circuits to ensure proper operation.
Set up time is the minimum time before the clock edge that the input signal must be stable.
Hold time is the minimum time after the clock edge that the input signal must be maintained stable.
Violating set up time can lead to incorrect data being latched.
Violating hold time can lead to metastability issues.
Examples: In a flip...
C, c++ python and simple aptitude
A CMOS inverter is a type of digital logic gate that switches between high and low voltage levels.
CMOS stands for Complementary Metal-Oxide-Semiconductor
It consists of a PMOS (p-type metal-oxide-semiconductor) and NMOS (n-type metal-oxide-semiconductor) transistor connected in series
When the input is high, the PMOS transistor conducts and the output is low
When the input is low, the NMOS transistor conducts and the outp...
I applied via Campus Placement and was interviewed in Jan 2016. There were 3 interview rounds.
Reduction of 3D Kmap involves simplifying a 3D truth table to minimize the number of logic gates required.
3D Kmap is a graphical representation of a truth table with three variables
Reduction involves grouping adjacent cells with the same output value
The goal is to minimize the number of groups and variables in each group
Simplification can be done using Boolean algebra or Karnaugh maps
Example: Reducing a 3D Kmap with in
A design engineer is responsible for creating and developing innovative designs for products or systems.
Designing and prototyping new products
Collaborating with cross-functional teams to ensure design feasibility
Using CAD software to create detailed drawings and specifications
Testing and evaluating prototypes to ensure functionality and performance
Making design improvements based on feedback and testing results
based on 3 interviews
Interview experience
based on 9 reviews
Rating in categories
Senior Engineer
1.2k
salaries
| ₹0 L/yr - ₹0 L/yr |
Software Engineer
962
salaries
| ₹0 L/yr - ₹0 L/yr |
Engineer
888
salaries
| ₹0 L/yr - ₹0 L/yr |
Senior Software Engineer
611
salaries
| ₹0 L/yr - ₹0 L/yr |
Senior Leader Engineer
431
salaries
| ₹0 L/yr - ₹0 L/yr |
Nvidia
Intel
Mercedes-Benz Research and Development India
Broadcom