Apar Industries Senior Engineer Interview Questions and Answers

Practice on hackerrank, they send hackerrank link for screening round.

Q1. C, os, embedded questions
Add your answer

Q1. C, data structures,os
Add your answer

Q1. Previous jobs, salary discussion, relocation
Add your answer

Q1. Find the length of longest common subsequence in given strings.
Ans. 
The length of the longest common subsequence in given strings is found using dynamic programming.
• Use dynamic programming to find the length of the longest common subsequence.

• Compare characters of the strings and build a matrix to store the lengths of common subsequences.

• Traverse the matrix to find the length of the longest common subsequence.
Answered by AI
Add your answer
Q2. A basic DFS based graph question.
Add your answer

Write the algorithm for topological sorting.

Q1. Basic system design questions.
Add your answer
Q2. Explain CAP theorem.
Ans. 
CAP theorem states that in a distributed system, it is impossible to simultaneously guarantee consistency, availability, and partition tolerance.
• Consistency: All nodes in the system have the same data at the same time.

• Availability: Every request gets a response, even if some nodes are down.

• Partition Tolerance: The system continues to operate despite network partitions.

• In a distributed system, you can only achieve two o...read more
Answered by AI
Add your answer

Q1. Explain your previous projects .
Add your answer

Q1. What is VLSI design cycle ?
Ans. 
VLSI design cycle is the process of creating integrated circuits by going through various stages from design to fabrication.
• VLSI design cycle involves stages like specification, design, verification, synthesis, and fabrication.

• It starts with defining the requirements and specifications of the integrated circuit.

• Design phase includes logic design, circuit design, and physical design.

• Verification ensures that the design ...read more
Answered by AI
Add your answer
Q2. FIFO Pipeline depth calculation
Add your answer

Q1. Verilog code debug question
Add your answer

Q1. Modem related like Tx power LNA camping issues debug Few data scenarios
Add your answer