Upload Button Icon Add office photos
Engaged Employer

i

This company page is being actively managed by SmartSoC Solutions Team. If you also belong to the team, you can get access from here

SmartSoC Solutions Verified Tick

Compare button icon Compare button icon Compare
3.9

based on 71 Reviews

Filter interviews by

SmartSoC Solutions Verification Engineer Interview Questions and Answers

Updated 27 Mar 2024

SmartSoC Solutions Verification Engineer Interview Experiences

1 interview found

Interview experience
4
Good
Difficulty level
-
Process Duration
-
Result
-
Round 1 - Aptitude Test 

It was good and easy as well

Round 2 - One-on-one 

(1 Question)

  • Q1. What is polymorphism explain with an example
  • Ans. 

    Polymorphism is the ability of a function or method to behave differently based on the object it is called with.

    • Polymorphism allows objects of different classes to be treated as objects of a common superclass.

    • There are two types of polymorphism: compile-time (method overloading) and runtime (method overriding).

    • Example: Animal superclass with methods like eat() and sleep(), and subclasses like Dog and Cat that override

  • Answered by AI

Interview questions from similar companies

Interview experience
4
Good
Difficulty level
-
Process Duration
-
Result
-
Round 1 - Technical 

(1 Question)

  • Q1. They asked from Digital, COA
Round 2 - Technical 

(1 Question)

  • Q1. They asked the concepts of COA
Round 3 - HR 

(1 Question)

  • Q1. First started with Puzzle and then about company
Interview experience
3
Average
Difficulty level
Moderate
Process Duration
2-4 weeks
Result
Not Selected

I applied via Campus Placement and was interviewed in Jan 2024. There was 1 interview round.

Round 1 - Technical 

(2 Questions)

  • Q1. Basics of analog , digital and vlsi
  • Q2. On face to face interview, they asked me abt my projects , digital, little analog , vlsi ( verilog), microcontrollers and c programming

Interview Preparation Tips

Interview preparation tips for other job seekers - Prepare well on your basics
Interview experience
4
Good
Difficulty level
-
Process Duration
-
Result
-
Round 1 - Technical 

(1 Question)

  • Q1. The question was draw cmos inverter transfer characteristics and by varying some parameters they asked their effects on it.
Interview experience
5
Excellent
Difficulty level
Moderate
Process Duration
4-6 weeks
Result
Selected Selected

I applied via Referral and was interviewed before Apr 2023. There were 3 interview rounds.

Round 1 - One-on-one 

(1 Question)

  • Q1. Asked the working experience and the related skills to the new job
Round 2 - Technical 

(1 Question)

  • Q1. Coding questions in Verilog, Systemverilog, random constraints such as how to write a onehot in different ways
Round 3 - HR 

(1 Question)

  • Q1. Asked the expectation of the base salary and overall compensation

Interview Preparation Tips

Topics to prepare for Micron Technology Verification Engineer interview:
  • SystemVerilog coding
Round 1 - Technical 

(1 Question)

  • Q1. About SV and UVM mainly and some questions from projects
Round 2 - Technical 

(2 Questions)

  • Q1. Mainly questions from Projects and coding
  • Q2. Write code for Hend shake in UVM
  • Ans. 

    Code for Handshake in UVM

    • Create a sequence item for handshake

    • Use a sequence to drive the handshake

    • Implement the handshake protocol in the driver and monitor

    • Use analysis ports to check for successful handshake

  • Answered by AI
Round 3 - HR 

(1 Question)

  • Q1. What are your salary expectations?

Interview Preparation Tips

Interview preparation tips for other job seekers - Prepare well all concepts in SV and UVM, coding will check in the second round and
Interview experience
3
Average
Difficulty level
-
Process Duration
-
Result
-
Round 1 - Technical 

(2 Questions)

  • Q1. Toggle the bits of given input
  • Ans. 

    Toggle the bits of given input

    • Create a mask with all bits set to 1

    • XOR the input with the mask to toggle the bits

    • Repeat the process for each bit position

  • Answered by AI
  • Q2. Clear the set bit
Round 2 - Technical 

(2 Questions)

  • Q1. Print the star pattern
  • Ans. 

    Print a star pattern using loops

    • Use nested loops to print the desired pattern

    • Increment the number of stars in each row to create the pattern

    • Example: for a pattern with 5 rows - * , ** , *** , **** , *****

  • Answered by AI
  • Q2. Microprocessor microcontroller topics are asked

Skills evaluated in this interview

Interview experience
5
Excellent
Difficulty level
Moderate
Process Duration
Less than 2 weeks
Result
Not Selected

I applied via campus placement at Netaji Subhas Institute of Technology (NSIT) and was interviewed in Sep 2024. There were 2 interview rounds.

Round 1 - Aptitude Test 

Basic aptitude-10 question,digital moderate -Question,analog moderate -10 question,verilog and system verilog -10 question

Round 2 - One-on-one 

(3 Questions)

  • Q1. Latches and flip flop all characteristics equation and proof of the characteristics equation in flip flop.applications of flip flop
  • Q2. OOPS,INHERITANCE,VERILOG,BLOCKING - NON BLOCKING ASSIGNMENT OPERATOR and all the basic operations of verilog .
  • Q3. Discussion on work experience.

Interview Preparation Tips

Interview preparation tips for other job seekers - Be bonafide with your fundamentals core of digital circuits and design .
Interview experience
4
Good
Difficulty level
-
Process Duration
-
Result
-
Round 1 - Technical 

(1 Question)

  • Q1. Write a FIFO checker
Interview experience
4
Good
Difficulty level
Moderate
Process Duration
2-4 weeks
Result
-

I was interviewed in Feb 2024.

Round 1 - Case Study 

I have done internship in Moschip Institute of Silicon Systems.

Round 2 - Interview 

(5 Questions)

  • Q1. Basic questions on Digital Electronics, Verilog, System Verilog and UVM.
  • Q2. What is m_sequencer and p_sequencer?
  • Q3. What is factory override in UVM?
  • Q4. What is the call back in UVM?
  • Q5. Questions relatedto ethernet project?

SmartSoC Solutions Interview FAQs

How many rounds are there in SmartSoC Solutions Verification Engineer interview?
SmartSoC Solutions interview process usually has 2 rounds. The most common rounds in the SmartSoC Solutions interview process are Aptitude Test and One-on-one Round.
How to prepare for SmartSoC Solutions Verification Engineer interview?
Go through your CV in detail and study all the technologies mentioned in your CV. Prepare at least two technologies or languages in depth if you are appearing for a technical interview at SmartSoC Solutions. The most common topics and skills that interviewers at SmartSoC Solutions expect are System Verilog, UVM, ASIC, PCIE and SOC Verification.

Tell us how to improve this page.

SmartSoC Solutions Verification Engineer Salary
based on 19 salaries
₹7.6 L/yr - ₹15.4 L/yr
At par with the average Verification Engineer Salary in India
View more details

SmartSoC Solutions Verification Engineer Reviews and Ratings

based on 5 reviews

3.2/5

Rating in categories

2.8

Skill development

3.0

Work-life balance

1.9

Salary

3.6

Job security

3.1

Company culture

2.1

Promotions

2.1

Work satisfaction

Explore 5 Reviews and Ratings
Physical Design Engineer
31 salaries
unlock blur

₹2 L/yr - ₹9.5 L/yr

Senior Engineer
27 salaries
unlock blur

₹9 L/yr - ₹25 L/yr

Verification Engineer
19 salaries
unlock blur

₹7.6 L/yr - ₹15.4 L/yr

Design & Verification Engineer
10 salaries
unlock blur

₹4.5 L/yr - ₹12 L/yr

Embedded Engineer
9 salaries
unlock blur

₹3.5 L/yr - ₹12.4 L/yr

Explore more salaries
Compare SmartSoC Solutions with

TCS

3.7
Compare

Infosys

3.7
Compare

Wipro

3.7
Compare

HCLTech

3.5
Compare
Did you find this page helpful?
Yes No
write
Share an Interview