Filter interviews by
posted on 8 Oct 2024
I am a passionate and detail-oriented Design & Verification Engineer with a strong background in digital design and verification methodologies.
Experienced in RTL design and verification using Verilog and SystemVerilog
Proficient in using industry-standard EDA tools such as Synopsys VCS and Cadence Incisive
Familiar with UVM methodology for verification
Strong problem-solving skills and ability to work in a team environmen
I was interviewed in Mar 2024.
Basic aptitude questions
Digital electronics questions(6), verilog questions(2), sv questions(2), uvm questions(2)
Top trending discussions
posted on 2 Oct 2024
I applied via campus placement at Netaji Subhas Institute of Technology (NSIT) and was interviewed in Sep 2024. There were 2 interview rounds.
Basic aptitude-10 question,digital moderate -Question,analog moderate -10 question,verilog and system verilog -10 question
posted on 7 May 2024
I applied via Referral and was interviewed in Apr 2024. There was 1 interview round.
Coverage-driven verification techniques are used to ensure all possible state transitions are exercised.
Coverage metrics like state, transition, and toggle coverage can be used to track the completeness of state transitions.
Writing directed tests to cover specific state transitions can help achieve higher coverage.
Random stimulus generation can also be used to explore different state transitions.
Functional coverage can...
posted on 23 Nov 2022
Verilog, c++ pointers, mosfets
UART protocol can be used to transmit and receive data between two devices.
UART can be used to communicate between a microcontroller and a computer
UART can be used to send and receive data between two microcontrollers
UART can be used to interface with sensors and actuators
UART can be used to implement a simple command/response protocol
UART can be used to implement a data logging system
UART can be used to receive signals from a microcontroller.
Connect the UART pins of the microcontroller to the UART pins of the receiving device.
Configure the UART settings such as baud rate, parity, and stop bits.
Use a UART library or write code to read the incoming data from the UART buffer.
Process the received data as required by the application.
posted on 29 Apr 2024
I applied via campus placement at Indian Institute of Technology (IIT), Kharagpur and was interviewed before Apr 2023. There were 2 interview rounds.
I plan to continue advancing my skills in design verification engineering and eventually move into a leadership role.
Continue taking relevant courses and certifications to stay updated on industry trends
Seek opportunities to lead projects and teams to gain leadership experience
Network with professionals in the field to learn from their experiences and insights
posted on 20 Jun 2022
I applied via LinkedIn and was interviewed before Jun 2021. There were 4 interview rounds.
Medium level
RTL design, test bench , Simulation.
posted on 12 Aug 2024
I applied via campus placement at Birla Institute of Technology and Science (BITS), Pilani and was interviewed in Jul 2024. There was 1 interview round.
To predict if a 32 bit number is divisible by 8, design a circuit using gates.
Use a circuit with AND, OR, and NOT gates to check if the last three bits of the number are all zeros.
If the last three bits are zeros, then the number is divisible by 8.
For example, if the 32 bit number is 11010000, the last three bits are zeros, so it is divisible by 8.
posted on 23 May 2024
Interview experience
based on 2 reviews
Rating in categories
Design & Verification Engineer
13
salaries
| ₹1 L/yr - ₹9.6 L/yr |
Intern
8
salaries
| ₹1 L/yr - ₹4 L/yr |
Design and Verification Intern
8
salaries
| ₹1 L/yr - ₹3 L/yr |
RTL Design Engineer
6
salaries
| ₹4.5 L/yr - ₹18 L/yr |
Verification Engineer
5
salaries
| ₹2 L/yr - ₹4.5 L/yr |
Intel
Advanced Micro Devices
Nvidia
Broadcom