Filter interviews by
posted on 8 Oct 2024
I am a passionate and detail-oriented Design & Verification Engineer with a strong background in digital design and verification methodologies.
Experienced in RTL design and verification using Verilog and SystemVerilog
Proficient in using industry-standard EDA tools such as Synopsys VCS and Cadence Incisive
Familiar with UVM methodology for verification
Strong problem-solving skills and ability to work in a team environmen
I was interviewed in Mar 2024.
Basic aptitude questions
Digital electronics questions(6), verilog questions(2), sv questions(2), uvm questions(2)
Top trending discussions
posted on 4 Jul 2024
I applied via Company Website and was interviewed in Jan 2024. There were 3 interview rounds.
You have to cut a cake maximum 3 times which should make 8 equal halves
An XOR gate can be designed using a 2:1 MUX by connecting the inputs to the select lines and the outputs to the data inputs.
Connect one input of the XOR gate to the select line of the MUX
Connect the other input of the XOR gate to the inverted select line of the MUX
Connect the outputs of the MUX to the XOR gate's output
An AND gate can be designed using a 2:1 multiplexer by connecting one input to select line and the other input to the data input.
Connect one input of the AND gate to the select line of the 2:1 mux
Connect the other input of the AND gate to the data input of the 2:1 mux
The output of the 2:1 mux will be the output of the AND gate
I have a strong background in design and verification engineering with a proven track record of successful projects.
I have a solid understanding of design and verification methodologies
I have experience working on complex projects and delivering high-quality results
I am a quick learner and can adapt to new technologies and tools easily
My strong background in design and verification, along with my problem-solving skills and attention to detail, make me a great fit for this role.
Extensive experience in design and verification methodologies
Proven track record of successfully completing complex projects
Strong problem-solving skills and attention to detail
Ability to work well in a team environment
Familiarity with industry-standard tools and technologies
posted on 23 Nov 2022
Verilog, c++ pointers, mosfets
UART protocol can be used to transmit and receive data between two devices.
UART can be used to communicate between a microcontroller and a computer
UART can be used to send and receive data between two microcontrollers
UART can be used to interface with sensors and actuators
UART can be used to implement a simple command/response protocol
UART can be used to implement a data logging system
UART can be used to receive signals from a microcontroller.
Connect the UART pins of the microcontroller to the UART pins of the receiving device.
Configure the UART settings such as baud rate, parity, and stop bits.
Use a UART library or write code to read the incoming data from the UART buffer.
Process the received data as required by the application.
posted on 2 Oct 2024
I applied via Campus Placement and was interviewed in Sep 2024. There were 2 interview rounds.
Basic aptitude-10 question,digital moderate -Question,analog moderate -10 question,verilog and system verilog -10 question
posted on 20 Jun 2022
I applied via LinkedIn and was interviewed before Jun 2021. There were 4 interview rounds.
Medium level
RTL design, test bench , Simulation.
posted on 27 Sep 2022
I applied via Company Website and was interviewed in Mar 2022. There were 3 interview rounds.
Had basic aptitude questions, verilog , c programming, digital electronics, analog electronics,computer architecture.
I applied via Campus Placement and was interviewed in Dec 2016. There were 5 interview rounds.
UDP is preferred over TCP in this project due to its low latency and lightweight nature.
UDP is a connectionless protocol, which means it does not establish a direct connection between the sender and receiver.
UDP is faster than TCP as it does not have the overhead of establishing and maintaining a connection.
UDP is suitable for applications where real-time data transmission is crucial, such as video streaming or online ...
To clear the 7th bit in a 32-bit register, perform a bitwise AND operation with a mask that has all bits set to 1 except the 7th bit.
Create a mask with the 7th bit set to 0 and all other bits set to 1
Perform a bitwise AND operation between the register and the mask
Store the result back in the register
I was interviewed in Nov 2016.
Need more context. What needs to be done with the large rectangle?
What are the dimensions of the rectangle?
Is it a 2D or 3D object?
What is the context of the problem?
Are there any constraints or limitations?
What tools or programming languages can be used?
Derive a formula to determine how many smaller rectangles fit into a bigger rectangle given their dimensions.
Calculate the number of times the smaller rectangle can fit into the bigger rectangle horizontally and vertically
Divide the width of the bigger rectangle by the width of the smaller rectangle to get the horizontal count
Divide the height of the bigger rectangle by the height of the smaller rectangle to get the ve...
At least 4 points are required to draw a rectangle.
A rectangle has 4 sides and 4 corners, so at least 4 points are needed to define those corners.
The points must be arranged in a specific order to form a closed shape with 4 sides.
Additional points can be used to add details or modify the shape of the rectangle.
The number of points required may vary depending on the software or tool used to draw the rectangle.
Answering how to calculate new coordinates of a scaled rectangle and providing a program for it.
To calculate new coordinates, multiply the original coordinates by the scaling factor
Scaling factor can be calculated by dividing the new length/breadth by the original length/breadth
Program can take input of original coordinates, scaling factor, and output new coordinates
Example: Original coordinates: (0,0), (0,5), (5,5), (...
I applied via Campus Placement and was interviewed in Jan 2022. There were 2 interview rounds.
based on 5 interviews
Interview experience
based on 3 reviews
Rating in categories
Design & Verification Engineer
12
salaries
| ₹0 L/yr - ₹0 L/yr |
Design and Verification Intern
8
salaries
| ₹0 L/yr - ₹0 L/yr |
RTL Design Engineer
6
salaries
| ₹0 L/yr - ₹0 L/yr |
Verification Engineer
5
salaries
| ₹0 L/yr - ₹0 L/yr |
Embedded Design Engineer
4
salaries
| ₹0 L/yr - ₹0 L/yr |
Intel
Advanced Micro Devices
Nvidia
Broadcom