Filter interviews by
Clear (1)
I applied via LinkedIn and was interviewed before Jun 2021. There were 4 interview rounds.
Medium level
RTL design, test bench , Simulation.
Top trending discussions
posted on 4 Jul 2024
I applied via Company Website and was interviewed in Jan 2024. There were 3 interview rounds.
You have to cut a cake maximum 3 times which should make 8 equal halves
An XOR gate can be designed using a 2:1 MUX by connecting the inputs to the select lines and the outputs to the data inputs.
Connect one input of the XOR gate to the select line of the MUX
Connect the other input of the XOR gate to the inverted select line of the MUX
Connect the outputs of the MUX to the XOR gate's output
An AND gate can be designed using a 2:1 multiplexer by connecting one input to select line and the other input to the data input.
Connect one input of the AND gate to the select line of the 2:1 mux
Connect the other input of the AND gate to the data input of the 2:1 mux
The output of the 2:1 mux will be the output of the AND gate
I have a strong background in design and verification engineering with a proven track record of successful projects.
I have a solid understanding of design and verification methodologies
I have experience working on complex projects and delivering high-quality results
I am a quick learner and can adapt to new technologies and tools easily
My strong background in design and verification, along with my problem-solving skills and attention to detail, make me a great fit for this role.
Extensive experience in design and verification methodologies
Proven track record of successfully completing complex projects
Strong problem-solving skills and attention to detail
Ability to work well in a team environment
Familiarity with industry-standard tools and technologies
posted on 29 Apr 2024
I applied via Campus Placement and was interviewed before Apr 2023. There were 2 interview rounds.
I plan to continue advancing my skills in design verification engineering and eventually move into a leadership role.
Continue taking relevant courses and certifications to stay updated on industry trends
Seek opportunities to lead projects and teams to gain leadership experience
Network with professionals in the field to learn from their experiences and insights
I applied via Campus Placement and was interviewed before Mar 2023. There were 2 interview rounds.
1st round consists of apt, digital , verilog , analog objective as well as descriptive questions in descriptive mostly related to fifo depth , counter and draw wave forms , analog questions were asked
I applied via Campus Placement and was interviewed before Apr 2023. There were 2 interview rounds.
Three coding questions and MCQ's
Types of memory allocations in C include static, dynamic, and automatic.
Static memory allocation: memory is allocated at compile time and remains constant throughout the program's execution. Example: int x = 5;
Dynamic memory allocation: memory is allocated at runtime using functions like malloc() or calloc(). Example: int *ptr = (int*)malloc(sizeof(int));
Automatic memory allocation: memory is allocated on the stack and...
Pointers in C are variables that store memory addresses. Types include null pointers, void pointers, function pointers, etc.
Null pointers: int *ptr = NULL;
Void pointers: void *ptr;
Function pointers: int (*ptr)(int, int);
I applied via Referral and was interviewed in Apr 2024. There was 1 interview round.
I applied via Campus Placement and was interviewed in Dec 2023. There were 2 interview rounds.
I applied via Campus Placement and was interviewed in Jan 2022. There were 2 interview rounds.
I applied via Campus Placement and was interviewed in Mar 2024. There was 1 interview round.
I applied via Company Website and was interviewed in Jun 2022. There were 3 interview rounds.
Basic Verilog coding and digital design questions
I have consistently maintained high grades throughout my academic career.
I have consistently achieved top grades in all my courses.
I have a GPA of 3.8 on a scale of 4.0.
I have received several academic awards and honors for my outstanding performance.
I have excelled in subjects like mathematics, computer science, and physics.
Analog Design Engineer
150
salaries
| ₹0 L/yr - ₹0 L/yr |
Software Engineer
72
salaries
| ₹0 L/yr - ₹0 L/yr |
Design Engineer
52
salaries
| ₹0 L/yr - ₹0 L/yr |
Digital Design Engineer
46
salaries
| ₹0 L/yr - ₹0 L/yr |
Application Developer
40
salaries
| ₹0 L/yr - ₹0 L/yr |
Analog Devices
NXP Semiconductors
Microchip Technology
STMicroelectronics