Filter interviews by
I applied via Campus Placement and was interviewed in Jul 2024. There were 3 interview rounds.
Basic Aptitude question
I applied via Referral and was interviewed in Feb 2024. There were 3 interview rounds.
Qustions are simple mostly are time and work , sequence detector,probability
I applied via campus placement at Birla Institute of Technology and Science (BITS), Pilani and was interviewed in Aug 2023. There were 2 interview rounds.
Easy aptitude test of 20qs.
I applied via campus placement at Birla Institute of Technology and Science (BITS), Pilani and was interviewed before Feb 2023. There were 2 interview rounds.
Texas came to TIER 1 college in day 0 of placement. Written questions were pretty much on the higher side of difficulty. Need to practice and apply concepts smartly, no need to mug up formulas unnecessarily.
Texas Instruments interview questions for designations
I applied via campus placement at Indian Institute of Technology (IIT), Mumbai and was interviewed in Nov 2022. There was 1 interview round.
Count the number of one's in a vector.
Iterate through the vector and count the number of ones encountered.
Use built-in functions like count() or accumulate() in C++.
In Python, use the count() method or sum() function with a conditional statement.
Design a circuit to detect a pattern
Define the pattern to be detected
Choose appropriate sensors to detect the pattern
Use logic gates to process the sensor data
Output a signal when the pattern is detected
I applied via campus placement at Birla Institute of Technology and Science (BITS), Pilani and was interviewed before May 2021. There were 3 interview rounds.
Top trending discussions
I applied via Campus Placement and was interviewed before Oct 2019. There were 4 interview rounds.
NOT gate is a logic gate that inverts the input signal.
Also known as inverter gate
Produces output that is opposite of input
Symbol is a triangle with a small circle at the input
Example: NOT gate with input 0 produces output 1
NAND gate is a logic gate that produces an output that is the inverse of the AND gate.
It has two or more inputs and one output.
The output is low only when all inputs are high.
It is a combination of an AND gate followed by a NOT gate.
It is commonly used in digital circuits for its versatility and efficiency.
Example: CD4011B IC contains four 2-input NAND gates.
State time analysis is a method used to analyze the behavior of digital circuits over time.
State time analysis involves creating a state diagram to represent the circuit's behavior.
The state diagram is used to determine the circuit's output at each clock cycle.
This analysis is useful for verifying the correctness of digital circuits.
It can also be used to optimize circuit performance.
Examples of tools used for state ti
Delay reduction methods in digital design engineering
Optimizing clock frequency
Reducing wire length
Using pipelining
Implementing parallel processing
Minimizing capacitance
Using faster logic gates
Reducing fan-out
Using shorter interconnects
Optimizing placement and routing
I applied via Campus Placement and was interviewed before Jan 2020. There was 1 interview round.
I have studied digital design, setup hold time is the time data must be stable before and after the clock edge, fixing it involves adjusting the clock or data path, setup time is more critical, a circuit with fewer stages is better for delay and power.
Studied digital design
Setup hold time is the time data must be stable before and after the clock edge
Fixing setup hold time involves adjusting the clock or data path
Setup...
based on 4 interviews
2 Interview rounds
based on 11 reviews
Rating in categories
Analog Design Engineer
148
salaries
| ₹15 L/yr - ₹42 L/yr |
Software Engineer
74
salaries
| ₹9.9 L/yr - ₹38.6 L/yr |
Design Engineer
52
salaries
| ₹9.9 L/yr - ₹38 L/yr |
Digital Design Engineer
46
salaries
| ₹19 L/yr - ₹37 L/yr |
Application Developer
40
salaries
| ₹10 L/yr - ₹23 L/yr |
Analog Devices
NXP Semiconductors
Microchip Technology
STMicroelectronics