Filter interviews by
I applied via Campus Placement and was interviewed in Jan 2024. There were 2 interview rounds.
10 questions on aptitude
An inverter is a basic building block in digital circuit design that converts a high voltage input signal to a low voltage output signal.
Inverters are used to implement logic gates in digital circuits.
They have one input and one output.
The output of an inverter is the logical complement of its input.
Inverters are essential for signal processing and amplification in electronic devices.
Example: CMOS inverter, TTL inverte
Clock gating is a power-saving technique used in digital design to disable the clock signal to certain parts of a circuit when they are not in use.
Clock gating helps reduce power consumption by stopping the clock signal to unused parts of the circuit.
It involves inserting logic gates in the clock path to control when the clock signal is enabled or disabled.
Example: In a processor, clock gating can be used to disable th...
I applied via Campus Placement and was interviewed in Jan 2024. There were 2 interview rounds.
10 questions of aptitude with one hour time
An inverter is a basic building block in digital circuit design that converts a high voltage input signal into a low voltage output signal.
Inverters are used to implement logic gates in digital circuits.
They have one input and one output.
The output of an inverter is the logical complement of its input.
Inverters are essential for signal processing and amplification in electronic devices.
Example: CMOS inverter, TTL inver
Clock gating is a technique used in digital design to reduce power consumption by selectively stopping the clock signal to certain parts of a circuit when they are not in use.
Clock gating involves inserting logic gates in the clock signal path to control when the clock signal is allowed to reach certain parts of the circuit.
It helps in reducing dynamic power consumption by preventing unnecessary switching activity in t...
posted on 26 Jun 2024
I applied via LinkedIn and was interviewed in May 2024. There was 1 interview round.
Code for constraints
Code for driver
IV characteristics of CMOS inverter show the relationship between input voltage and output current.
CMOS inverter has two transistors - NMOS and PMOS connected in series.
For low input voltage, NMOS is ON and PMOS is OFF, resulting in low output voltage.
For high input voltage, NMOS is OFF and PMOS is ON, resulting in high output voltage.
The transition between low and high output voltage occurs at the threshold voltage.
Th...
Set up time and hold time are timing requirements in digital circuits to ensure proper operation.
Set up time is the minimum time before the clock edge that the input signal must be stable.
Hold time is the minimum time after the clock edge that the input signal must be maintained stable.
Violating set up time can lead to incorrect data being latched.
Violating hold time can lead to metastability issues.
Examples: In a flip...
C, c++ python and simple aptitude
A CMOS inverter is a type of digital logic gate that switches between high and low voltage levels.
CMOS stands for Complementary Metal-Oxide-Semiconductor
It consists of a PMOS (p-type metal-oxide-semiconductor) and NMOS (n-type metal-oxide-semiconductor) transistor connected in series
When the input is high, the PMOS transistor conducts and the output is low
When the input is low, the NMOS transistor conducts and the outp...
I applied via Campus Placement and was interviewed in Jan 2016. There were 3 interview rounds.
Reduction of 3D Kmap involves simplifying a 3D truth table to minimize the number of logic gates required.
3D Kmap is a graphical representation of a truth table with three variables
Reduction involves grouping adjacent cells with the same output value
The goal is to minimize the number of groups and variables in each group
Simplification can be done using Boolean algebra or Karnaugh maps
Example: Reducing a 3D Kmap with in
A design engineer is responsible for creating and developing innovative designs for products or systems.
Designing and prototyping new products
Collaborating with cross-functional teams to ensure design feasibility
Using CAD software to create detailed drawings and specifications
Testing and evaluating prototypes to ensure functionality and performance
Making design improvements based on feedback and testing results
based on 2 interviews
Interview experience
based on 1 review
Rating in categories
Software Engineer
334
salaries
| ₹0 L/yr - ₹0 L/yr |
SOC Design Engineer
221
salaries
| ₹0 L/yr - ₹0 L/yr |
System Validation Engineer
197
salaries
| ₹0 L/yr - ₹0 L/yr |
Software Development Engineer
160
salaries
| ₹0 L/yr - ₹0 L/yr |
Design Engineer
159
salaries
| ₹0 L/yr - ₹0 L/yr |
Qualcomm
Nvidia
Microsoft Corporation
Advanced Micro Devices