Add office photos
Filter interviews by
Intel Physical Design Engineer Trainee Interview Questions and Answers
Updated
28 Jul 2024
2 interviews found
Sort by:
Popular
Interview experience
Average
Difficulty level
Moderate
Duration
Less than 2 weeks
Result
No response
I applied via Campus Placement and was interviewed in Jan 2024.
2 Interview Rounds
1
Aptitude Test Round
10 questions on aptitude
2
One-on-one Round (2 Questions)
- Q1. What is inverter? View Answers (1)
- Q2. What is clock gating? View Answers (1)
Interview Preparation Tips
Topics to prepare for Intel Physical Design Engineer Trainee interview:
- CMOS
Skills evaluated in this interview
Interview experience
Average
Difficulty level
Moderate
Duration
Less than 2 weeks
Result
No response
I applied via Campus Placement and was interviewed in Jan 2024.
2 Interview Rounds
1
Aptitude Test Round
10 questions of aptitude with one hour time
2
One-on-one Round (2 Questions)
- Q1. What is inverter? View Answers (1)
- Q2. What is clock gating? View Answers (1)
Skills evaluated in this interview
Interview questions from similar companies
Physical Design Engineer Trainee Interview Questions
Cadence Design Systems
Anonymous
posted on 13 Mar 2024
Interview experience
Good
Difficulty level
Easy
Duration
2-4 weeks
Result
Selected
I applied via Company Website and was interviewed in Feb 2024.
2 Interview Rounds
1
Technical Round (1 Question)
- Q1. Basic MOS fundamentals and basic knowledge of high speed VLSI circuit design knowledge and how to optimize circuit for PPA metric. Add Answer
2
Technical Round (1 Question)
- Q1. VLSI fundamentals. Add Answer
Interview Preparation Tips
Interview preparation tips for other job seekers - Be yourself and do not worry and get tensed. Always speak truth to your interviewers if they sensed something wrong they will make you shit your pants if your reply is not satisfactory and may even blacklist you.
sauryraj singh
Interview experience
Average
Difficulty level
-
Duration
-
Result
-
2 Interview Rounds
1
Technical Round (2 Questions)
- Q1. Toggle the bits of given input View Answers (1)
- Q2. Clear the set bit Add Answer
2
Technical Round (2 Questions)
- Q1. Print the star pattern View Answers (1)
- Q2. Microprocessor microcontroller topics are asked Add Answer
Interview experience
Excellent
Difficulty level
-
Duration
-
Result
-
1 Interview Round
1
Technical Round (2 Questions)
- Q1. What is cross talk View Answers (1)
- Q2. How to define generated clocks through edges View Answers (1)
Interview experience
Excellent
Difficulty level
-
Duration
-
Result
-
1 Interview Round
1
One-on-one Round (2 Questions)
- Q1. Assertions and coverage Add Answer
- Q2. Umv basic principle View Answers (1)
Interview Preparation Tips
Interview preparation tips for other job seekers - Prepare basics
Interview experience
Average
Difficulty level
Moderate
Duration
2-4 weeks
Result
Not Selected
I applied via Campus Placement and was interviewed in Jan 2024.
1 Interview Round
1
Technical Round (2 Questions)
- Q1. Basics of analog , digital and vlsi Add Answer
- Q2. On face to face interview, they asked me abt my projects , digital, little analog , vlsi ( verilog), microcontrollers and c programming Add Answer
Interview Preparation Tips
Interview preparation tips for other job seekers - Prepare well on your basics
Interview experience
Good
Difficulty level
Moderate
Duration
Less than 2 weeks
Result
Not Selected
I applied via LinkedIn and was interviewed in Oct 2023.
2 Interview Rounds
1
Aptitude Test Round
40 aptitude qns and some mcqs on basic programming
2
Technical Round (4 Questions)
- Q1. I was asked to write two sum, palindrome function and merge sort code in whatever language I'm comfortable in Add Answer
- Q2. Two sum- return true or false View Answers (2)
- Q3. Merge sort function code Add Answer
- Q4. Palindromic string or not Add Answer
Skills evaluated in this interview
Design & Verification Engineer Interview Questions
Cadence Design Systems
Anonymous
posted on 7 May 2024
Interview experience
Excellent
Difficulty level
Moderate
Duration
-
Result
-
I applied via Referral and was interviewed in Apr 2024.
1 Interview Round
1
Technical Round (2 Questions)
- Q1. Simple FSM given similar to mux and asked for testcases and assertions. Add Answer
- Q2. Coverage to write transitions of states. View Answers (1)
Interview experience
Good
Difficulty level
Moderate
Duration
Less than 2 weeks
Result
Selected
I applied via campus placement at Sardar Vallabhbhai National Institute of Technology (NIT), Surat and was interviewed before Jan 2023.
2 Interview Rounds
1
Technical Round (2 Questions)
- Q1. Write a program for an ATM machine to get minimum no. of notes. View Answers (1)
- Q2. Can we pass an array to function. View Answers (1)
2
HR Round (1 Question)
- Q1. What are your salary expectations Add Answer
Skills evaluated in this interview
Intel Interview FAQs
How many rounds are there in Intel Physical Design Engineer Trainee interview?
Intel interview process usually has 2 rounds. The most common rounds in the Intel interview process are Aptitude Test and One-on-one Round.
Tell us how to improve this page.
Intel Interviews By Designations
- Intel Software Engineer Interview Questions
- Intel Intern Interview Questions
- Intel Component Design Engineer Interview Questions
- Intel SOC Design Engineer Interview Questions
- Intel Graduate Trainee Interview Questions
- Intel Software Engineer Intern Interview Questions
- Intel Verification Engineer Interview Questions
- Intel Firmware Engineer Interview Questions
- Show more
Interview Questions for Popular Designations
- Physical Design Engineer Interview Questions
- Embedded Engineer Interview Questions
- Design & Verification Engineer Interview Questions
- Verification Engineer Interview Questions
- Embedded Developer Interview Questions
- Embedded Firmware Engineer Interview Questions
- Physical Education Teacher Interview Questions
- Post Silicon Validation Engineer Interview Questions
- Show more
People are getting interviews through
based on 2 Intel interviews
Campus Placement
100%
Moderate
Confidence
?
Moderate Confidence means the data is based on a sufficient number of responses received from the candidates
Interview Questions from Similar Companies
Fast track your campus placements
60%
more
than the average Physical Design Engineer Trainee Salary in India
View more details
Intel Physical Design Engineer Trainee Reviews and Ratings
based on 1 review
Rating in categories
|
Software Engineer
352
salaries
|  ₹13.6 L/yr - ₹47.3 L/yr |
|
SOC Design Engineer
221
salaries
| ₹10.5 L/yr - ₹42 L/yr |
|
System Validation Engineer
192
salaries
| ₹14 L/yr - ₹41.6 L/yr |
|
Design Engineer
157
salaries
| ₹10.7 L/yr - ₹43 L/yr |
|
Software Development Engineer
152
salaries
| ₹10.9 L/yr - ₹43 L/yr |
Explore more salaries
Compare Intel with
Qualcomm
Compare
Nvidia
Compare
Microsoft Corporation
Compare
Advanced Micro Devices
Compare
Calculate your in-hand salary
Confused about how your in-hand salary is calculated? Enter your annual salary (CTC) and
get your in-hand salary
Did you find this page helpful?
Yes No
- Home >
- Interviews >
- Intel Interview Questions >
- Intel Physical Design Engineer Trainee Interview Questions
Share an Interview