Filter interviews by
I applied via Campus Placement and was interviewed in Jan 2024. There were 2 interview rounds.
10 questions on aptitude
An inverter is a basic building block in digital circuit design that converts a high voltage input signal to a low voltage output signal.
Inverters are used to implement logic gates in digital circuits.
They have one input and one output.
The output of an inverter is the logical complement of its input.
Inverters are essential for signal processing and amplification in electronic devices.
Example: CMOS inverter, TTL inverte
Clock gating is a power-saving technique used in digital design to disable the clock signal to certain parts of a circuit when they are not in use.
Clock gating helps reduce power consumption by stopping the clock signal to unused parts of the circuit.
It involves inserting logic gates in the clock path to control when the clock signal is enabled or disabled.
Example: In a processor, clock gating can be used to disable th...
I applied via Campus Placement and was interviewed in Jan 2024. There were 2 interview rounds.
10 questions of aptitude with one hour time
An inverter is a basic building block in digital circuit design that converts a high voltage input signal into a low voltage output signal.
Inverters are used to implement logic gates in digital circuits.
They have one input and one output.
The output of an inverter is the logical complement of its input.
Inverters are essential for signal processing and amplification in electronic devices.
Example: CMOS inverter, TTL inver
Clock gating is a technique used in digital design to reduce power consumption by selectively stopping the clock signal to certain parts of a circuit when they are not in use.
Clock gating involves inserting logic gates in the clock signal path to control when the clock signal is allowed to reach certain parts of the circuit.
It helps in reducing dynamic power consumption by preventing unnecessary switching activity in t...
Top trending discussions
posted on 13 Mar 2024
I applied via Company Website and was interviewed in Feb 2024. There were 2 interview rounds.
posted on 29 Nov 2024
Toggle the bits of given input
Create a mask with all bits set to 1
XOR the input with the mask to toggle the bits
Repeat the process for each bit position
Print a star pattern using loops
Use nested loops to print the desired pattern
Increment the number of stars in each row to create the pattern
Example: for a pattern with 5 rows - * , ** , *** , **** , *****
posted on 2 Oct 2024
I applied via campus placement at Netaji Subhas Institute of Technology (NSIT) and was interviewed in Sep 2024. There were 2 interview rounds.
Basic aptitude-10 question,digital moderate -Question,analog moderate -10 question,verilog and system verilog -10 question
Cross talk is the unwanted transfer of signals between different components or traces on a circuit board.
Occurs when signals from one trace interfere with signals on another trace
Can lead to signal distortion or errors in data transmission
Prevented by proper spacing and shielding between traces
Example: Cross talk between data lines on a PCB causing errors in communication
Generated clocks through edges are defined by specifying the source clock and the edge on which the generated clock is based.
Specify the source clock for the generated clock
Define the edge (rising/falling) on which the generated clock is based
Use tools like Synopsys Design Compiler to define generated clocks
posted on 29 Aug 2024
UVM (Universal Verification Methodology) basic principle is to provide a standardized methodology for verifying digital designs.
UVM is based on SystemVerilog and provides a framework for creating reusable verification environments
It promotes the use of object-oriented programming techniques for creating modular and scalable testbenches
UVM encourages the use of constrained-random stimulus generation and coverage-driven ...
posted on 29 Feb 2024
I applied via Campus Placement and was interviewed in Jan 2024. There was 1 interview round.
I applied via LinkedIn and was interviewed in Oct 2023. There were 2 interview rounds.
40 aptitude qns and some mcqs on basic programming
Given an array of integers, determine if there are two numbers that add up to a specific target.
Iterate through the array and store each element in a hash set.
For each element, check if the difference between the target and the element exists in the hash set.
If the difference exists, return true; otherwise, continue iterating.
Example: nums = [2, 7, 11, 15], target = 9. The function should return true as 2 + 7 = 9.
posted on 7 May 2024
I applied via Referral and was interviewed in Apr 2024. There was 1 interview round.
Coverage-driven verification techniques are used to ensure all possible state transitions are exercised.
Coverage metrics like state, transition, and toggle coverage can be used to track the completeness of state transitions.
Writing directed tests to cover specific state transitions can help achieve higher coverage.
Random stimulus generation can also be used to explore different state transitions.
Functional coverage can...
based on 2 interviews
Interview experience
based on 1 review
Rating in categories
Software Engineer
337
salaries
| ₹12 L/yr - ₹45 L/yr |
SOC Design Engineer
224
salaries
| ₹12 L/yr - ₹35 L/yr |
System Validation Engineer
197
salaries
| ₹12 L/yr - ₹45.7 L/yr |
Design Engineer
158
salaries
| ₹11.5 L/yr - ₹45.3 L/yr |
Software Development Engineer
153
salaries
| ₹12 L/yr - ₹43 L/yr |
Qualcomm
Nvidia
Microsoft Corporation
Advanced Micro Devices