Filter interviews by
I applied via Recruitment Consulltant and was interviewed in Apr 2024. There was 1 interview round.
Design and testbench code for D flip-flops in Verilog
Define the D flip-flop module with input and output ports
Implement the flip-flop logic using Verilog always block
Write a testbench to verify the functionality of the D flip-flop
Simulate the design using a Verilog simulator like ModelSim
Check the waveform to ensure proper operation
I applied via Referral and was interviewed before Feb 2022. There were 2 interview rounds.
Software Engineer
6
salaries
| ₹5 L/yr - ₹10 L/yr |
Software Developer
5
salaries
| ₹3 L/yr - ₹7 L/yr |
Web Developer
5
salaries
| ₹1.8 L/yr - ₹3.4 L/yr |
Python Developer
5
salaries
| ₹3.5 L/yr - ₹4.2 L/yr |
GIS Analyst
4
salaries
| ₹2.5 L/yr - ₹3.4 L/yr |
Tech Mahindra
TCS
Infosys
Wipro