i
Tessolve Semiconductor
Filter interviews by
I applied via campus placement at Indian School of Mines (ISM), Dhanbad and was interviewed in Nov 2024. There was 1 interview round.
NAND gate can be implemented using a 2:1 multiplexer by connecting one input to select line and the other input to one of the data inputs.
Connect one input of the NAND gate to the select line of the 2:1 mux.
Connect the other input of the NAND gate to one of the data inputs of the 2:1 mux.
Connect the other data input of the 2:1 mux to ground.
The output of the 2:1 mux will be the output of the NAND gate.
A 4:1 mux can be implemented using two 2:1 muxes by selecting one of the 2:1 muxes based on the select line.
Use one 2:1 mux to select between the two inputs of the second 2:1 mux based on the select line
Connect the outputs of the two 2:1 muxes to get the final 4:1 mux output
A 58:1 mux can be implemented using 2:1 mux by cascading multiple levels of muxes.
Implement a 2:1 mux using 2 input lines and 1 output line.
Cascading multiple levels of 2:1 muxes can create a 4:1, 8:1, 16:1, and finally a 58:1 mux.
In this case, you would need 6 levels of 2:1 muxes to create a 58:1 mux.
Top trending discussions
posted on 18 Aug 2024
I applied via Campus Placement and was interviewed in Jul 2024. There were 3 interview rounds.
Basic Aptitude question
posted on 18 Aug 2024
I applied via Referral and was interviewed in Feb 2024. There were 3 interview rounds.
Qustions are simple mostly are time and work , sequence detector,probability
posted on 27 Feb 2024
I applied via campus placement at Birla Institute of Technology and Science (BITS), Pilani and was interviewed in Aug 2023. There were 2 interview rounds.
Easy aptitude test of 20qs.
posted on 15 Feb 2024
I applied via campus placement at Birla Institute of Technology and Science (BITS), Pilani and was interviewed before Feb 2023. There were 2 interview rounds.
Texas came to TIER 1 college in day 0 of placement. Written questions were pretty much on the higher side of difficulty. Need to practice and apply concepts smartly, no need to mug up formulas unnecessarily.
posted on 3 Dec 2022
I applied via campus placement at Indian Institute of Technology (IIT), Mumbai and was interviewed in Nov 2022. There was 1 interview round.
Count the number of one's in a vector.
Iterate through the vector and count the number of ones encountered.
Use built-in functions like count() or accumulate() in C++.
In Python, use the count() method or sum() function with a conditional statement.
Design a circuit to detect a pattern
Define the pattern to be detected
Choose appropriate sensors to detect the pattern
Use logic gates to process the sensor data
Output a signal when the pattern is detected
posted on 19 May 2022
I applied via campus placement at Birla Institute of Technology and Science (BITS), Pilani and was interviewed before May 2021. There were 3 interview rounds.
posted on 3 Mar 2015
Post Silicon Validation Engineer
156
salaries
| ₹3.5 L/yr - ₹15 L/yr |
Design Engineer
134
salaries
| ₹2.6 L/yr - ₹12 L/yr |
Test Engineer
113
salaries
| ₹3 L/yr - ₹9.6 L/yr |
Senior Design Engineer
97
salaries
| ₹5.9 L/yr - ₹22 L/yr |
Software Engineer
90
salaries
| ₹3.5 L/yr - ₹16 L/yr |
Sankalp Semiconductor
Einfochips
Mistral Solutions
KPIT Technologies