Filter interviews by
I applied via Campus Placement and was interviewed before Jul 2023. There were 3 interview rounds.
Nonblocking operations allow the program to continue executing other tasks while waiting for a response, while blocking operations halt the program until a response is received.
Nonblocking operations allow for asynchronous communication, while blocking operations are synchronous.
Nonblocking operations are typically used in event-driven programming, while blocking operations are common in traditional procedural programm...
DFF stores data based on clock signal, while latch stores data based on enable signal.
DFF stands for Data Flip-Flop, while latch is a level-sensitive storage element.
DFF stores data on the rising or falling edge of the clock signal, while latch stores data when the enable signal is high.
DFF has two stable states (0 or 1), while latch has only one stable state.
Example: D flip-flop, T flip-flop are examples of DFF, while
In 5 years, I see myself leading a team of engineers in developing innovative products and solutions.
Leading a team of engineers in a design department
Developing innovative products and solutions
Continuing to learn and grow in my role
Possibly pursuing further education or certifications
Contributing to the success and growth of the company
My priorities are to deliver high-quality designs, meet project deadlines, and continuously improve my skills.
Delivering high-quality designs that meet client requirements
Meeting project deadlines to ensure timely completion
Continuously improving my skills through training and learning new technologies
Top trending discussions
C, c++ python and simple aptitude
A CMOS inverter is a type of digital logic gate that switches between high and low voltage levels.
CMOS stands for Complementary Metal-Oxide-Semiconductor
It consists of a PMOS (p-type metal-oxide-semiconductor) and NMOS (n-type metal-oxide-semiconductor) transistor connected in series
When the input is high, the PMOS transistor conducts and the output is low
When the input is low, the NMOS transistor conducts and the outp...
I applied via Internshala and was interviewed in Mar 2024. There was 1 interview round.
posted on 10 Jul 2024
I applied via Job Portal and was interviewed in Jan 2024. There was 1 interview round.
A C program to generate Fibonacci series
Declare variables to store current and previous Fibonacci numbers
Use a loop to calculate and print Fibonacci numbers
Handle edge cases like 0 and 1 separately
A up counter circuit is a digital circuit that counts upwards in binary sequence.
Use flip-flops to store the count value
Connect the output of one flip-flop to the clock input of the next flip-flop
Use logic gates to control the counting sequence
Add a reset input to clear the count when needed
I applied via Naukri.com and was interviewed in Apr 2024. There was 1 interview round.
based on 2 interviews
Interview experience
based on 5 reviews
Rating in categories
Technical Lead
98
salaries
| ₹11.2 L/yr - ₹37 L/yr |
Senior Design Engineer
43
salaries
| ₹9.8 L/yr - ₹29.8 L/yr |
Staff Engineer
37
salaries
| ₹18 L/yr - ₹46.6 L/yr |
Intern
25
salaries
| ₹2 L/yr - ₹5 L/yr |
Design Engineer
24
salaries
| ₹6.6 L/yr - ₹21 L/yr |
Texas Instruments
Infineon Technologies
Analog Devices
NXP Semiconductors