i
Maven Silicon
Filter interviews by
VLSI Design Methodologies using Verilog HDL
I applied via Walk-in and was interviewed in Jun 2023.
based on 8 reviews
Rating in categories
Trainee
34
salaries
| ₹0.8 L/yr - ₹5 L/yr |
Intern
13
salaries
| ₹0.9 L/yr - ₹5.7 L/yr |
Design & Verification Engineer
7
salaries
| ₹1 L/yr - ₹5 L/yr |
Verification Engineer
7
salaries
| ₹1 L/yr - ₹4.1 L/yr |
Technical Support Engineer
7
salaries
| ₹2 L/yr - ₹4 L/yr |
ChipEdge Technologies
EmbDes Technologies
CVC (India)
Innovative Logic