Upload Button Icon Add office photos
Engaged Employer

i

This company page is being actively managed by Maven Silicon Team. If you also belong to the team, you can get access from here

Maven Silicon Verified Tick

Compare button icon Compare button icon Compare

Filter interviews by

Maven Silicon Intern Interview Questions and Answers

Updated 1 Aug 2024

Maven Silicon Intern Interview Experiences

3 interviews found

Intern Interview Questions & Answers

user image Anonymous

posted on 1 Aug 2024

Interview experience
5
Excellent
Difficulty level
-
Process Duration
-
Result
-
Round 1 - Technical 

(1 Question)

  • Q1. What is VLSI? How do you know about it?
  • Ans. 

    VLSI stands for Very Large Scale Integration. It involves designing and fabricating integrated circuits with millions of transistors on a single chip.

    • VLSI involves the design and fabrication of integrated circuits with millions of transistors on a single chip

    • It is a field within electronic engineering that deals with the miniaturization of circuits to increase functionality and performance

    • VLSI design involves creating ...

  • Answered by AI
Round 2 - Assignment 

VLSI Design Methodologies using Verilog HDL

Interview Preparation Tips

Interview preparation tips for other job seekers - Don't Panic, Keep Cool

Intern Interview Questions & Answers

user image s160878 P.Rudra Venkata

posted on 21 Jul 2023

Interview experience
4
Good
Difficulty level
Moderate
Process Duration
Less than 2 weeks
Result
Not Selected

I applied via Walk-in and was interviewed in Jun 2023. There were 3 interview rounds.

Round 1 - Resume Shortlist 
Pro Tip by AmbitionBox:
Keep your resume crisp and to the point. A recruiter looks at your resume for an average of 6 seconds, make sure to leave the best impression.
View all tips
Round 2 - Technical 

(2 Questions)

  • Q1. Basic digital electronics
  • Q2. Latch and flipflop differences
  • Ans. 

    Latch is level triggered, while flip-flop is edge triggered. Latch is asynchronous, while flip-flop is synchronous.

    • Latch stores data as long as the enable signal is high, while flip-flop stores data only on the rising or falling edge of the clock signal.

    • Latch is level triggered, meaning it changes output whenever the input changes, while flip-flop is edge triggered, changing output only on clock signal edges.

    • Latch is a...

  • Answered by AI
Round 3 - Technical 

(1 Question)

  • Q1. Digital electronics combinational amd sequential circuits

Intern Interview Questions Asked at Other Companies

asked in Accenture
Q1. Case. There is a housing society “The wasteful society”, you coll ... read more
Q2. Which programming language you are comfortable with?
asked in Deloitte
Q3. Case : I am a US based company and I sell 3 products A, B, C (I d ... read more
Q4. Huffman Coding Challenge Given an array ARR of integers containin ... read more
asked in Accenture
Q5. A marketing strategy case. Client is a perfume seller in Jaipur. ... read more

Intern Interview Questions & Answers

user image Anonymous

posted on 31 Oct 2023

Interview experience
3
Average
Difficulty level
Easy
Process Duration
Less than 2 weeks
Result
Not Selected
Round 1 - Resume Shortlist 
Pro Tip by AmbitionBox:
Don’t add your photo or details such as gender, age, and address in your resume. These details do not add any value.
View all tips
Round 2 - One-on-one 

(1 Question)

  • Q1. Digital circuit Designing for adders, mux, couter, FSM. In Verilog Blocking and non-blocking assignments, RAM RTL code, Datatypes etc
  • Ans. 

    Digital circuit design in Verilog including adders, mux, counter, FSM, RAM RTL code, datatypes, and blocking/non-blocking assignments.

    • Verilog is a hardware description language used for digital circuit design.

    • Adders are used for arithmetic operations, mux for data selection, counter for counting, and FSM for control logic.

    • Blocking assignments are executed sequentially, while non-blocking assignments are executed concur...

  • Answered by AI
Round 3 - HR 

(1 Question)

  • Q1. Introduction, Want to join or not

Interview Preparation Tips

Interview preparation tips for other job seekers - Be formal with the explanation.

Skills evaluated in this interview

Interview questions from similar companies

Software Engineer Interview Questions & Answers

MaxLinear user image Gayathri S ee15m052

posted on 4 Dec 2016

I applied via Campus Placement and was interviewed before Dec 2015. There were 2 interview rounds.

Interview Preparation Tips

Round: Test
Experience: It was a written test with some numerical aptitude questions and coding questions. The test was fairly easy
Duration: 1 hour

College Name: IIT Madras

I applied via Campus Placement and was interviewed in Dec 2016. There were 3 interview rounds.

Interview Preparation Tips

Round: Test
Experience: It was a written test with some numerical aptitude questions and coding questions. The test was fairly easy
Tips: Learn about pointers and using function pointers

Round: Technical Interview
Experience: First, I was asked to brief about the projects I have done so far. Then there were some questions about C programming like pointers, const pointers, storage classes, volatile keyword etc. It was followed by some basic questions about computer architecture, microcontroller, FPGA, RTOS

Round: Technical Interview
Experience: In this round I was asked to write algorithm for some simple problems like checking if a given integer (not string) is palindrome or not, checking if a number is a multiple of 3 (using bitwise operations) etc

College Name: IIT Madras

I applied via Campus Placement and was interviewed in Dec 2016. There were 5 interview rounds.

Interview Questionnaire 

2 Questions

  • Q1. Communication Concepts
  • Q2. Embedded Concepts

Interview Preparation Tips

Round: Resume Shortlist
Experience: Shortlisted based on CGPA and Profile
Tips: CGPA above 7.5 and Communication/CS based coursework/ability

Round: Test
Experience: C Coding Questions which checked basic knowledge of C
Tips: Brush up your C skills. Questions are easy but may require knowledge of stuff like what is big endian and little endian etc.
Duration: 1 hour 30 minutes
Total Questions: 12

Round: Technical Interview
Experience: My Communication relation concepts were tested. My Major Project was asked in detail.
Tips: If Comm background, prepare ITC, MultiCarrier/Wireless at a good level. If not they will ask C.

Round: Technical Interview
Experience: I was asked basic level embedded concepts.
Tips: Prepare on the following and similar stuff : How to implement a pseudo dynamic memory allocation using flash memory- which data structure to use. How does Inter Process Communication work. How does a multicore processor synchronizes its cores. If Comm background, give the TX and RX chain design (Wireless System Design)

Skills: Communication Systems, Embedded Systems, C Programming
College Name: IIT Madras

I applied via Referral and was interviewed before Sep 2020. There was 1 interview round.

Interview Questionnaire 

2 Questions

  • Q1. Basic c programming
  • Q2. Previous experience questions

Interview Preparation Tips

Interview preparation tips for other job seekers - Be honest. And prepare well in data structures

I applied via Referral and was interviewed before Mar 2020. There were 3 interview rounds.

Interview Questionnaire 

1 Question

  • Q1. General information and technical education.

Interview Preparation Tips

Interview preparation tips for other job seekers - Technical knowledge is must.

I applied via Walk-in and was interviewed before Sep 2020. There were 3 interview rounds.

Interview Questionnaire 

1 Question

  • Q1. Javscript , Angular, ES6

Interview Preparation Tips

Interview preparation tips for other job seekers - Prep on javascript and angular

I applied via Naukri.com and was interviewed before May 2020. There were 4 interview rounds.

Interview Questionnaire 

1 Question

  • Q1. Basics about Android application development

Interview Preparation Tips

Interview preparation tips for other job seekers - Be strong with basics

Maven Silicon Interview FAQs

How many rounds are there in Maven Silicon Intern interview?
Maven Silicon interview process usually has 2-3 rounds. The most common rounds in the Maven Silicon interview process are Technical, Resume Shortlist and One-on-one Round.
What are the top questions asked in Maven Silicon Intern interview?

Some of the top questions asked at the Maven Silicon Intern interview -

  1. Digital circuit Designing for adders, mux, couter, FSM. In Verilog Blocking and...read more
  2. What is VLSI? How do you know about ...read more
  3. Latch and flipflop differen...read more

Tell us how to improve this page.

Maven Silicon Intern Interview Process

based on 3 interviews

Interview experience

4
  
Good
View more

Interview Questions from Similar Companies

Sasken Interview Questions
3.8
 • 79 Interviews
Einfochips Interview Questions
3.3
 • 72 Interviews
MaxLinear Interview Questions
3.0
 • 12 Interviews
STJ Electronics Interview Questions
3.6
 • 11 Interviews
Xilinx Interview Questions
4.2
 • 8 Interviews
View all
Maven Silicon Intern Salary
based on 12 salaries
₹0.9 L/yr - ₹5 L/yr
32% less than the average Intern Salary in India
View more details

Maven Silicon Intern Reviews and Ratings

based on 8 reviews

4.4/5

Rating in categories

4.5

Skill development

4.1

Work-life balance

4.1

Salary

4.0

Job security

4.1

Company culture

4.0

Promotions

4.1

Work satisfaction

Explore 8 Reviews and Ratings
Trainee
32 salaries
unlock blur

₹0 L/yr - ₹0 L/yr

Intern
12 salaries
unlock blur

₹0 L/yr - ₹0 L/yr

Design Verification Trainee
7 salaries
unlock blur

₹0 L/yr - ₹0 L/yr

Verification Engineer
7 salaries
unlock blur

₹0 L/yr - ₹0 L/yr

Design & Verification Engineer
7 salaries
unlock blur

₹0 L/yr - ₹0 L/yr

Explore more salaries
Compare Maven Silicon with

ChipEdge Technologies

3.8
Compare

EmbDes Technologies

3.3
Compare

CVC (India)

4.3
Compare

Innovative Logic

5.0
Compare
Did you find this page helpful?
Yes No
write
Share an Interview