i
Maven Silicon
Filter interviews by
VLSI stands for Very Large Scale Integration. It involves designing and fabricating integrated circuits with millions of transistors on a single chip.
VLSI involves the design and fabrication of integrated circuits with millions of transistors on a single chip
It is a field within electronic engineering that deals with the miniaturization of circuits to increase functionality and performance
VLSI design involves creating ...
VLSI Design Methodologies using Verilog HDL
I applied via Walk-in and was interviewed in Jun 2023. There were 3 interview rounds.
Latch is level triggered, while flip-flop is edge triggered. Latch is asynchronous, while flip-flop is synchronous.
Latch stores data as long as the enable signal is high, while flip-flop stores data only on the rising or falling edge of the clock signal.
Latch is level triggered, meaning it changes output whenever the input changes, while flip-flop is edge triggered, changing output only on clock signal edges.
Latch is a...
Digital circuit design in Verilog including adders, mux, counter, FSM, RAM RTL code, datatypes, and blocking/non-blocking assignments.
Verilog is a hardware description language used for digital circuit design.
Adders are used for arithmetic operations, mux for data selection, counter for counting, and FSM for control logic.
Blocking assignments are executed sequentially, while non-blocking assignments are executed concur...
Top trending discussions
I applied via Campus Placement and was interviewed before Dec 2015. There were 2 interview rounds.
I applied via Campus Placement and was interviewed in Dec 2016. There were 3 interview rounds.
I applied via Campus Placement and was interviewed in Dec 2016. There were 5 interview rounds.
I applied via Referral and was interviewed before Sep 2020. There was 1 interview round.
I applied via Referral and was interviewed before Mar 2020. There were 3 interview rounds.
I applied via Walk-in and was interviewed before Sep 2020. There were 3 interview rounds.
I applied via Naukri.com and was interviewed before May 2020. There were 4 interview rounds.
based on 3 interviews
Interview experience
based on 8 reviews
Rating in categories
Trainee
32
salaries
| ₹0 L/yr - ₹0 L/yr |
Intern
12
salaries
| ₹0 L/yr - ₹0 L/yr |
Design Verification Trainee
7
salaries
| ₹0 L/yr - ₹0 L/yr |
Verification Engineer
7
salaries
| ₹0 L/yr - ₹0 L/yr |
Design & Verification Engineer
7
salaries
| ₹0 L/yr - ₹0 L/yr |
ChipEdge Technologies
EmbDes Technologies
CVC (India)
Innovative Logic