Filter interviews by
I applied via Approached by Company and was interviewed in Jun 2024. There were 3 interview rounds.
Metastability is a phenomenon in digital circuits where a flip-flop enters an undefined state due to timing violations.
Occurs when a flip-flop samples an input signal at a time when it is transitioning between logic levels
Can lead to unpredictable output and potentially cause system failures
Can be mitigated by using synchronization techniques such as double or triple flopping
Common in high-speed digital designs
FSM for processing two input sequences
Define states for each digit in the input sequence
Transition between states based on current input and previous state
Handle invalid inputs or transitions with error state
Suppose you are given a project on Verilog module with SystemVerilog verification to your teammates. How will you manage to tackle out the projects with your teammates?
I am a passionate Design & Verification Engineer with a strong background in digital design and verification methodologies.
Experienced in RTL design and verification using Verilog and SystemVerilog
Proficient in using industry-standard EDA tools like Cadence and Synopsys
Skilled in creating testbenches, running simulations, and debugging issues
Familiar with FPGA prototyping and ASIC design flow
Strong problem-solving and
Use a 3 to 8 decoder to design an 8:1 mux.
Connect the inputs of the 3 to 8 decoder to the select lines of the mux.
Use the outputs of the decoder as the control signals for the mux.
Connect the data inputs of the mux to the corresponding outputs of the decoder.
Top trending discussions
I applied via Job Portal
Flip-flops are sequential logic circuits used to store and manipulate binary data.
Flip-flops are basic building blocks of digital circuits.
They can store a single bit of information, either 0 or 1.
Flip-flops have two stable states: set and reset.
They are used to store and transfer data in sequential circuits.
Examples of flip-flops include D flip-flop, JK flip-flop, and T flip-flop.
I applied via Company Website and was interviewed in Sep 2024. There was 1 interview round.
Memory allocation in C involves dynamically allocating and deallocating memory during program execution.
Memory allocation in C is done using functions like malloc, calloc, realloc, and free.
malloc function is used to allocate a block of memory of a specified size.
calloc function is used to allocate a block of memory for an array of elements, initializing all bytes to zero.
realloc function is used to resize a previously...
I applied via Approached by Company and was interviewed in Oct 2024. There were 2 interview rounds.
I applied via AmbitionBox and was interviewed in Apr 2024. There was 1 interview round.
I applied via Naukri.com and was interviewed in May 2024. There were 2 interview rounds.
Array, linked list ,oops
posted on 26 Nov 2024
It was really good. Concrete on the vocabulary.
I applied via Company Website and was interviewed in Aug 2023. There was 1 interview round.
DRAM is volatile memory that stores data temporarily, while SRAM is faster and more expensive but retains data as long as power is supplied.
DRAM stands for Dynamic Random Access Memory, while SRAM stands for Static Random Access Memory.
DRAM requires refreshing to retain data, while SRAM does not.
DRAM is slower and less expensive than SRAM.
Examples of DRAM include DDR3 and DDR4, while examples of SRAM include L1, L2, an
I applied via Campus Placement and was interviewed in Aug 2022. There were 9 interview rounds.
For the bright future and for overall skill development these programs helps very much
For increasing and boost my knowledge these management program helps in achieving my career goals
For the bright future and for overall skill development these programs helps very much
For the bright future and for overall skill development these programs helps very much
For the bright future and for overall skill development these programs helps very much
There will be four and five students group discussion
based on 3 reviews
Rating in categories
Design & Verification Engineer
8
salaries
| ₹4.4 L/yr - ₹7.5 L/yr |
Design Verification Trainee
5
salaries
| ₹2 L/yr - ₹4.4 L/yr |
Verification Engineer
3
salaries
| ₹5 L/yr - ₹5 L/yr |
Infosys
TCS
Wipro
HCLTech