i
Synopsys
Filter interviews by
I applied via Campus Placement and was interviewed in Oct 2021. There were 3 interview rounds.
3 sections in exam
Aptitude,digital and verilog
Gate previous year will do for digital
Verilog code to divide frequency of a 100hz square wave signal with 50% duty cycle by 3.
Create a counter that counts up to 3 and resets back to 0
Use the counter to toggle an output signal every 3 cycles of the input signal
The output signal will have a frequency of 100/3 = 33.33hz with 50% duty cycle
Top trending discussions
posted on 18 Mar 2024
I applied via Campus Placement and was interviewed before Mar 2023. There was 1 interview round.
A multiplexer (mux) is a digital circuit that selects one of several input signals and forwards it to a single output. A flip-flop (ff) is a type of latch circuit that stores a single bit of data.
Mux design involves selecting one of multiple input signals based on a control signal
FF design involves storing a single bit of data using a clock signal
Mux can be implemented using logic gates like AND, OR, and NOT gates
FF ca...
posted on 13 Aug 2024
3 rounds online, dsa, hr
posted on 22 Aug 2024
I applied via Campus Placement and was interviewed in Feb 2024. There were 3 interview rounds.
It was online coding test consist of 2 question
One from DP and other graph
One question of DP within in 45 min time constraints
Floor value of square root of a number is the largest integer less than or equal to the square root.
The floor value of square root of a number can be found using mathematical functions like floor() or integer division.
For example, the floor value of square root of 16 is 4, as sqrt(16) = 4.
For non-perfect square numbers, the floor value of square root can be calculated using approximation methods.
posted on 6 Oct 2023
I applied via Campus Placement and was interviewed in Apr 2023. There were 3 interview rounds.
Level was medium to hard
To print a tree in anticlockwise direction, start from the bottom left and traverse each level from right to left.
Start from the bottom left of the tree
Traverse each level from right to left
Print the nodes as you traverse
Some old coding platform with limited testcases
posted on 20 Nov 2024
I applied via Naukri.com and was interviewed in May 2024. There were 2 interview rounds.
Coding round where they ask few coding questions
2 coding questions, aptitude and electronics
I applied via Campus Placement and was interviewed in Feb 2024. There were 2 interview rounds.
Digital electronics, circuits , verilog , asic design flow
ASIC design flow process involves steps like specification, design, verification, synthesis, and testing.
Specification: Define requirements and constraints for the ASIC design.
Design: Create a high-level design based on the specifications.
Verification: Verify the design using simulations and tests.
Synthesis: Convert the design into a netlist of gates and connections.
Testing: Test the fabricated ASIC to ensure functiona...
Power reduction techniques in CMOS involve various methods to minimize power consumption in CMOS circuits.
Use of power gating to selectively turn off power to unused circuit blocks
Implementing clock gating to disable clock signals to unused circuitry
Utilizing voltage scaling to reduce power consumption at lower voltages
Applying dynamic voltage and frequency scaling to adjust voltage and frequency based on workload
Using...
Some of the top questions asked at the Synopsys Asic Design Verification Engineer interview for freshers -
R&D Engineer
148
salaries
| ₹0 L/yr - ₹0 L/yr |
Senior R&D Engineer
100
salaries
| ₹0 L/yr - ₹0 L/yr |
Staff Engineer
89
salaries
| ₹0 L/yr - ₹0 L/yr |
Security Consultant
60
salaries
| ₹0 L/yr - ₹0 L/yr |
Applications Engineer
58
salaries
| ₹0 L/yr - ₹0 L/yr |
Cadence Design Systems
Mentor Graphics
Ansys Software Private Limited
Infineon Technologies