Upload Button Icon Add office photos
Engaged Employer

i

This company page is being actively managed by Synopsys Team. If you also belong to the team, you can get access from here

Synopsys Verified Tick

Compare button icon Compare button icon Compare

Filter interviews by

Synopsys Asic Design Verification Engineer Interview Questions and Answers for Freshers

Updated 10 Jan 2025

Synopsys Asic Design Verification Engineer Interview Experiences for Freshers

1 interview found

I applied via Campus Placement and was interviewed in Oct 2021. There were 3 interview rounds.

Round 1 - Aptitude Test 

3 sections in exam
Aptitude,digital and verilog
Gate previous year will do for digital

Round 2 - Technical 

(1 Question)

  • Q1. Basic digital like difference between latch and flipflop,Moore vs mealey which one is better
Round 3 - Technical 

(1 Question)

  • Q1. Verilog coding A 100hz square wave signal 50 percent duty cycle is given Write verilog code for dividing frequency of signal by 3.
  • Ans. 

    Verilog code to divide frequency of a 100hz square wave signal with 50% duty cycle by 3.

    • Create a counter that counts up to 3 and resets back to 0

    • Use the counter to toggle an output signal every 3 cycles of the input signal

    • The output signal will have a frequency of 100/3 = 33.33hz with 50% duty cycle

  • Answered by AI

Interview Preparation Tips

Interview preparation tips for other job seekers - Be strong in verilog and be little thorough with what you did in internship

Skills evaluated in this interview

Interview questions from similar companies

Interview experience
4
Good
Difficulty level
Hard
Process Duration
Less than 2 weeks
Result
Selected Selected

I applied via Campus Placement and was interviewed before Mar 2023. There was 1 interview round.

Round 1 - Technical 

(5 Questions)

  • Q1. Design of mux and ff
  • Ans. 

    A multiplexer (mux) is a digital circuit that selects one of several input signals and forwards it to a single output. A flip-flop (ff) is a type of latch circuit that stores a single bit of data.

    • Mux design involves selecting one of multiple input signals based on a control signal

    • FF design involves storing a single bit of data using a clock signal

    • Mux can be implemented using logic gates like AND, OR, and NOT gates

    • FF ca...

  • Answered by AI
  • Q2. Basics of sv n verilog
  • Q3. Sta question about timing violation
  • Q4. Thesis related question
  • Q5. Some basic design question

Interview Preparation Tips

Interview preparation tips for other job seekers - good at basics of sta, sv and uvm
Interview experience
5
Excellent
Difficulty level
-
Process Duration
-
Result
-
Round 1 - Coding Test 

3 rounds online, dsa, hr

Round 2 - One-on-one 

(2 Questions)

  • Q1. Dsa on dp topic
  • Q2. Dsa on dp topics
Interview experience
4
Good
Difficulty level
Moderate
Process Duration
2-4 weeks
Result
Not Selected

I applied via Campus Placement and was interviewed in Feb 2024. There were 3 interview rounds.

Round 1 - Coding Test 

It was online coding test consist of 2 question
One from DP and other graph

Round 2 - Coding Test 

One question of DP within in 45 min time constraints

Round 3 - Technical 

(1 Question)

  • Q1. Floor value of square root of a number
  • Ans. 

    Floor value of square root of a number is the largest integer less than or equal to the square root.

    • The floor value of square root of a number can be found using mathematical functions like floor() or integer division.

    • For example, the floor value of square root of 16 is 4, as sqrt(16) = 4.

    • For non-perfect square numbers, the floor value of square root can be calculated using approximation methods.

  • Answered by AI

Interview Preparation Tips

Interview preparation tips for other job seekers - Go through DSA and core subjects
Interview experience
4
Good
Difficulty level
Moderate
Process Duration
Less than 2 weeks
Result
Not Selected

I applied via Campus Placement and was interviewed in Apr 2023. There were 3 interview rounds.

Round 1 - Resume Shortlist 
Pro Tip by AmbitionBox:
Keep your resume crisp and to the point. A recruiter looks at your resume for an average of 6 seconds, make sure to leave the best impression.
View all tips
Round 2 - Coding Test 

Level was medium to hard

Round 3 - Technical 

(5 Questions)

  • Q1. Technical interview
  • Q2. Questions on DSA Cs fundamentals
  • Q3. Coding questions
  • Q4. Ques on String array
  • Q5. To print tree in anticlock wise direction
  • Ans. 

    To print a tree in anticlockwise direction, start from the bottom left and traverse each level from right to left.

    • Start from the bottom left of the tree

    • Traverse each level from right to left

    • Print the nodes as you traverse

  • Answered by AI

Skills evaluated in this interview

Interview experience
4
Good
Difficulty level
-
Process Duration
-
Result
-
Round 1 - Coding Test 

Some old coding platform with limited testcases

Round 2 - Technical 

(1 Question)

  • Q1. Normal dp problems
Round 3 - Manegeral 

(1 Question)

  • Q1. About resume and projects
Interview experience
5
Excellent
Difficulty level
Moderate
Process Duration
Less than 2 weeks
Result
No response

I applied via Naukri.com and was interviewed in May 2024. There were 2 interview rounds.

Round 1 - One-on-one 

(2 Questions)

  • Q1. About my current company
  • Q2. About the work I do in my current company
Round 2 - Coding Test 

Coding round where they ask few coding questions

Interview experience
5
Excellent
Difficulty level
-
Process Duration
-
Result
-
Round 1 - Coding Test 

2 coding questions, aptitude and electronics

Round 1 - Resume Shortlist 
Pro Tip by AmbitionBox:
Don’t add your photo or details such as gender, age, and address in your resume. These details do not add any value.
View all tips
Round 2 - One-on-one 

(1 Question)

  • Q1. Regarding flip-flops and timers

Interview Preparation Tips

Interview preparation tips for other job seekers - Strengthen basic concepts in digital electronics
Interview experience
5
Excellent
Difficulty level
Easy
Process Duration
Less than 2 weeks
Result
Selected Selected

I applied via Campus Placement and was interviewed in Feb 2024. There were 2 interview rounds.

Round 1 - Aptitude Test 

Digital electronics, circuits , verilog , asic design flow

Round 2 - Technical 

(2 Questions)

  • Q1. Explain the complete asic design flow process
  • Ans. 

    ASIC design flow process involves steps like specification, design, verification, synthesis, and testing.

    • Specification: Define requirements and constraints for the ASIC design.

    • Design: Create a high-level design based on the specifications.

    • Verification: Verify the design using simulations and tests.

    • Synthesis: Convert the design into a netlist of gates and connections.

    • Testing: Test the fabricated ASIC to ensure functiona...

  • Answered by AI
  • Q2. Power reduction techniques in CMOS
  • Ans. 

    Power reduction techniques in CMOS involve various methods to minimize power consumption in CMOS circuits.

    • Use of power gating to selectively turn off power to unused circuit blocks

    • Implementing clock gating to disable clock signals to unused circuitry

    • Utilizing voltage scaling to reduce power consumption at lower voltages

    • Applying dynamic voltage and frequency scaling to adjust voltage and frequency based on workload

    • Using...

  • Answered by AI

Synopsys Interview FAQs

How many rounds are there in Synopsys Asic Design Verification Engineer interview for freshers?
Synopsys interview process for freshers usually has 3 rounds. The most common rounds in the Synopsys interview process for freshers are Technical and Aptitude Test.
What are the top questions asked in Synopsys Asic Design Verification Engineer interview for freshers?

Some of the top questions asked at the Synopsys Asic Design Verification Engineer interview for freshers -

  1. Verilog coding A 100hz square wave signal 50 percent duty cycle is given Write...read more
  2. Basic digital like difference between latch and flipflop,Moore vs mealey which ...read more
  3. Why do you want to work at Synops...read more

Tell us how to improve this page.

Interview Questions from Similar Companies

Intel Interview Questions
4.2
 • 214 Interviews
Texas Instruments Interview Questions
4.1
 • 120 Interviews
Molex Interview Questions
3.9
 • 53 Interviews
Lam Research Interview Questions
3.7
 • 44 Interviews
View all
Synopsys Asic Design Verification Engineer Salary
based on 13 salaries
₹12 L/yr - ₹24 L/yr
72% more than the average Asic Design Verification Engineer Salary in India
View more details
R&D Engineer
148 salaries
unlock blur

₹0 L/yr - ₹0 L/yr

Senior R&D Engineer
100 salaries
unlock blur

₹0 L/yr - ₹0 L/yr

Staff Engineer
89 salaries
unlock blur

₹0 L/yr - ₹0 L/yr

Security Consultant
60 salaries
unlock blur

₹0 L/yr - ₹0 L/yr

Applications Engineer
58 salaries
unlock blur

₹0 L/yr - ₹0 L/yr

Explore more salaries
Compare Synopsys with

Cadence Design Systems

4.1
Compare

Mentor Graphics

4.0
Compare

Ansys Software Private Limited

3.9
Compare

Infineon Technologies

3.9
Compare
Did you find this page helpful?
Yes No
write
Share an Interview