Upload Button Icon Add office photos

Filter interviews by

Qualcomm Hardware Intern Interview Questions and Answers

Updated 18 Sep 2017

Qualcomm Hardware Intern Interview Experiences

2 interviews found

I was interviewed in Sep 2017.

Interview Questionnaire 

2 Questions

  • Q1. Questions mostly from Digital Electronics
  • Q2. Questions regarding interested fields

Interview Preparation Tips

Round: Test
Experience: 3 sections, each with 20 questions to be answered in 30 minutes.
Marking Scheme: +1/-0.25
Aptitude:
Simple reasoning, logical and comprehension type questions.
C Programming:
Questions requiring knowledge of C syntax, pointers, recursion, queue, stack, linked lists and basic programming.
Electronics:
Questions from Digital (Combinational and Sequential Logic), Analog (Circuits with Diodes and transistors), Semiconductor Physics (PN Junctions) and VLSI domains.

Tips: Aptitude:
Time management is key. Only basic math and logical skills required.
C Programming:
Revision of C Syntax and basic data structures/pointers would be required.
Electronics:
Revision of relevant course curriculum is sufficient.
Duration: 1 hour 30 minutes
Total Questions: 60

Round: Technical Interview
Experience: Was asked questions related to my interests, courses and projects.
Tips: A good resume and preparation on the concepts that are relevant to the points in the resume are required.

College Name: IIT Madras

Interview Preparation Tips

Round: Test
Experience: Aptitude
Duration: 1 hour 30 minutes
Total Questions: 60

College Name: IIT Madras

Hardware Intern Interview Questions Asked at Other Companies

Interview questions from similar companies

Interview experience
4
Good
Difficulty level
-
Process Duration
-
Result
-
Round 1 - Technical 

(2 Questions)

  • Q1. What is the difference between latch and flip flop
  • Ans. 

    Latch is level triggered and stores data temporarily, while flip flop is edge triggered and stores data permanently.

    • Latch is level triggered, while flip flop is edge triggered

    • Latch stores data temporarily, while flip flop stores data permanently

    • Latch requires continuous input to hold the output, while flip flop retains the output until a new input is received

  • Answered by AI
  • Q2. Draw or gate using nand gates
  • Ans. 

    A NAND gate can be used to create a NOR gate by connecting two NAND gates in series.

    • Connect the outputs of two NAND gates together

    • Connect the inputs of the two NAND gates to the same input signal

    • The output of the combined NAND gates will act as a NOR gate

  • Answered by AI

Interview Preparation Tips

Interview preparation tips for other job seekers - Basic question on digital and some analog concepts
Interview experience
5
Excellent
Difficulty level
Moderate
Process Duration
Less than 2 weeks
Result
Selected Selected

I was interviewed in Jun 2024.

Round 1 - Technical 

(1 Question)

  • Q1. Hardware &software
Round 2 - Technical 

(2 Questions)

  • Q1. Hardware & software engineering
  • Q2. I have good need it
Round 3 - Technical 

(2 Questions)

  • Q1. All categories i have idea
  • Q2. Works place idon.t no
Interview experience
4
Good
Difficulty level
Moderate
Process Duration
2-4 weeks
Result
No response

I applied via LinkedIn and was interviewed in Jul 2024. There was 1 interview round.

Round 1 - Technical 

(2 Questions)

  • Q1. What kind FPGAs used, tell me difference
  • Ans. 

    FPGAs are Field-Programmable Gate Arrays used in hardware design. They can be categorized as SRAM-based, Flash-based, or Antifuse-based.

    • SRAM-based FPGAs are volatile and require reprogramming every time they power up. Examples include Xilinx Virtex series.

    • Flash-based FPGAs are non-volatile and retain their configuration even when powered off. Examples include Actel ProASIC3 series.

    • Antifuse-based FPGAs are OTP (One-Time...

  • Answered by AI
  • Q2. Calculation of Decoupling analysis
  • Ans. 

    Decoupling analysis involves calculating the required capacitance to maintain stable voltage levels in a circuit.

    • Decoupling analysis is essential for ensuring stable power supply in electronic circuits.

    • It involves calculating the amount of capacitance needed to filter out noise and maintain voltage levels.

    • Decoupling capacitors are placed strategically in a circuit to provide this filtering effect.

    • The formula for calcul...

  • Answered by AI

Interview Preparation Tips

Interview preparation tips for other job seekers - Prepare based on company where you are applying

Skills evaluated in this interview

Interview experience
4
Good
Difficulty level
Moderate
Process Duration
Less than 2 weeks
Result
Not Selected

I applied via campus placement at Netaji Subhas Institute of Technology (NSIT) and was interviewed in Jun 2024. There were 2 interview rounds.

Round 1 - Aptitude Test 

Basic ece ques and apti

Round 2 - Technical 

(2 Questions)

  • Q1. What are flip flops and latches
  • Ans. 

    Flip flops and latches are sequential logic circuits used in digital electronics to store and transfer data.

    • Flip flops are clocked circuits that store one bit of data, while latches are level-sensitive circuits that store data as long as the enable signal is active.

    • Flip flops are edge-triggered, meaning they change state on a clock edge, while latches are level-triggered, changing state as long as the enable signal is ...

  • Answered by AI
  • Q2. Verilog projects

Interview Preparation Tips

Interview preparation tips for other job seekers - prepare well gate sub digital and verilog
Interview experience
4
Good
Difficulty level
-
Process Duration
-
Result
-
Round 1 - Aptitude Test 

Was asked details of scanning electron microscopy

Interview Preparation Tips

Interview preparation tips for other job seekers - Have good basis of optical and scanning electron microscopes
Interview experience
4
Good
Difficulty level
-
Process Duration
-
Result
-
Round 1 - Aptitude Test 

Aptitude, Digital Electronics.

Interview experience
5
Excellent
Difficulty level
-
Process Duration
-
Result
-
Round 1 - Resume Shortlist 
Pro Tip by AmbitionBox:
Keep your resume crisp and to the point. A recruiter looks at your resume for an average of 6 seconds, make sure to leave the best impression.
View all tips
Round 2 - Aptitude Test 

Questions on dgital electronics and circuits

Round 3 - Technical 

(1 Question)

  • Q1. Questions on digital electronics , STA and FSM and Verilog

I applied via Campus Placement and was interviewed in Jul 2022. There were 2 interview rounds.

Round 1 - Aptitude Test 

Digital Electronics, verilog basics,C language basics,

Round 2 - Technical 

(2 Questions)

  • Q1. Project description, digital system design for start bit detector in UART
  • Ans. 

    Designing a digital system for detecting start bit in UART communication

    • The start bit is the first bit in a UART transmission and is always a logic low

    • The system should sample the incoming data at a rate higher than the baud rate to accurately detect the start bit

    • A shift register can be used to store the incoming data and detect the start bit

    • The system should also check for framing errors and parity errors

  • Answered by AI
  • Q2. Project description, latch based circuit and flip flop based circuits, 1 puzzle

Interview Preparation Tips

Interview preparation tips for other job seekers - Very deep understanding of digital electronics is a must

Skills evaluated in this interview

Qualcomm Interview FAQs

What are the top questions asked in Qualcomm Hardware Intern interview?

Some of the top questions asked at the Qualcomm Hardware Intern interview -

  1. Questions mostly from Digital Electron...read more
  2. Questions regarding interested fie...read more

Tell us how to improve this page.

Interview Questions from Similar Companies

Intel Interview Questions
4.2
 • 222 Interviews
Tata Electronics Interview Questions
4.0
 • 146 Interviews
Texas Instruments Interview Questions
4.1
 • 124 Interviews
Nvidia Interview Questions
3.8
 • 104 Interviews
Synopsys Interview Questions
3.9
 • 88 Interviews
Molex Interview Questions
3.9
 • 53 Interviews
View all
Senior Engineer
1.2k salaries
unlock blur

₹15.9 L/yr - ₹50 L/yr

Software Engineer
978 salaries
unlock blur

₹10.3 L/yr - ₹40 L/yr

Engineer
879 salaries
unlock blur

₹11.5 L/yr - ₹37 L/yr

Senior Software Engineer
564 salaries
unlock blur

₹16.2 L/yr - ₹49.6 L/yr

Senior Leader Engineer
425 salaries
unlock blur

₹20 L/yr - ₹72 L/yr

Explore more salaries
Compare Qualcomm with

Nvidia

3.8
Compare

Intel

4.2
Compare

Mercedes-Benz Research and Development India

3.9
Compare

Broadcom

3.4
Compare
Did you find this page helpful?
Yes No
write
Share an Interview