Filter interviews by
I applied via Referral and was interviewed before Aug 2022. There was 1 interview round.
Flow chart of testing process visually represents the steps involved in testing a software application.
Identify test requirements
Create test cases
Execute test cases
Report defects
Retest fixed defects
Top trending discussions
posted on 18 Jul 2022
I applied via Walk-in and was interviewed in Jun 2022. There was 1 interview round.
posted on 15 Sep 2022
I applied via Referral and was interviewed in Feb 2020. There were 6 interview rounds.
I applied via Referral
I applied via Campus Placement
I applied via Job Portal and was interviewed in Jan 2023. There were 3 interview rounds.
I applied via Campus Placement and was interviewed before Oct 2022. There were 3 interview rounds.
UVM is a methodology for verifying complex designs using SystemVerilog. Blocking assignments execute sequentially, while non-blocking assignments execute concurrently.
UVM (Universal Verification Methodology) is a standardized methodology for verifying complex designs in SystemVerilog.
Blocking assignments in SystemVerilog execute sequentially, meaning the next statement waits for the current statement to finish.
Non-bloc...
based on 1 interview
Interview experience
Team Lead
72
salaries
| ₹2.2 L/yr - ₹4 L/yr |
Process Engineer
37
salaries
| ₹2 L/yr - ₹4.6 L/yr |
Floor Incharge
29
salaries
| ₹3.5 L/yr - ₹6.8 L/yr |
Quality Engineer
27
salaries
| ₹2.4 L/yr - ₹4.2 L/yr |
Assistant Team Leader
25
salaries
| ₹1.8 L/yr - ₹4.1 L/yr |
Primus Global Technologies
GAMMON INDIA
Practo
Magneti Marelli Motherson Auto System