Filter interviews by
Top trending discussions
I applied via Campus Placement and was interviewed in Aug 2024. There were 2 interview rounds.
60 mins test which comprises of 2 sections, Technical and aptitude. Both sections have a time limit of 30 mins. The technical questions were easy to medium and i could finish it in time but i needed more time for finishing the aptitude, a total 40 questions.
I am a recent graduate with a degree in Computer Science and a passion for coding and problem-solving.
Recent graduate with a degree in Computer Science
Passionate about coding and problem-solving
Experience with programming languages like Java, Python, and C++
Completed internships at tech companies such as Google and Microsoft
To find the voltage through a resistor, use Ohm's Law: V = I * R
Use Ohm's Law: V = I * R, where V is the voltage, I is the current flowing through the resistor, and R is the resistance of the resistor
If the current flowing through the resistor is 2A and the resistance is 5 ohms, the voltage would be V = 2 * 5 = 10V
Make sure to use the correct units for current (Amps) and resistance (Ohms) to get the voltage in Volts
Capacitors store electrical energy while resistors limit the flow of current. Resistance is directly proportional to length and inversely proportional to area.
Capacitors store electrical energy by creating an electric field between two conductive plates separated by an insulating material
Resistors limit the flow of current in a circuit by dissipating energy in the form of heat
The resistance of a resistor is directly pr...
I applied via Recruitment Consulltant and was interviewed in May 2023. There were 4 interview rounds.
C++,DSA,OOPs Concept
Unordered Map is a container that stores key-value pairs with unique keys. Map is a container that stores key-value pairs with unique keys. Multimap is a container that stores key-value pairs with duplicate keys.
Unordered Map does not maintain any particular order of elements.
Map maintains the order of elements based on the key's comparison function.
Multimap allows duplicate keys and stores them in sorted order.
The questions consisted of aptitude and since iam from cs, cs core subjects.
Basic questions in electroics, digital and analog
I applied via Company Website and was interviewed in Jun 2022. There were 3 interview rounds.
Basic Verilog coding and digital design questions
I have consistently maintained high grades throughout my academic career.
I have consistently achieved top grades in all my courses.
I have a GPA of 3.8 on a scale of 4.0.
I have received several academic awards and honors for my outstanding performance.
I have excelled in subjects like mathematics, computer science, and physics.
Genreal apptitude questions
Latch is level triggered, while flip-flop is edge triggered. Latch is asynchronous, while flip-flop is synchronous.
Latch is level triggered, meaning it changes output when the input signal is high or low continuously.
Flip-flop is edge triggered, meaning it changes output only on the rising or falling edge of the clock signal.
Latch is asynchronous, meaning the output changes as soon as the input changes.
Flip-flop is syn...
I applied via campus placement at National Institute of Technology (NIT), Jamshedpur and was interviewed before Jul 2022. There were 3 interview rounds.
Written test consist of digital electronics, coding section, verilog and aptitude questions
posted on 2 Apr 2024
I applied via campus placement at International Institute of Information Technology (IIIT), Hyderabad and was interviewed before Mar 2022. There were 2 interview rounds.
The probability of 2 random variables added together.
The sum of two independent random variables is the convolution of their probability distributions.
The probability distribution of the sum of two random variables is the convolution of their probability distributions.
The mean of the sum of two random variables is the sum of their means.
The variance of the sum of two random variables is the sum of their variances.
based on 1 interview
Interview experience
based on 1 review
Rating in categories
Design Engineer
7
salaries
| ₹5.1 L/yr - ₹13.4 L/yr |
Hardware Design Engineer
5
salaries
| ₹6.8 L/yr - ₹9.1 L/yr |
Intern
5
salaries
| ₹1 L/yr - ₹2 L/yr |
Technical Lead
4
salaries
| ₹6.1 L/yr - ₹16 L/yr |
Junior Purchase Officer
4
salaries
| ₹3.6 L/yr - ₹6 L/yr |
Infosys
TCS
Wipro
HCLTech