Upload Button Icon Add office photos

Filter interviews by

AdeptChip Services Verification Engineer Interview Questions and Answers

Updated 5 Dec 2017

AdeptChip Services Verification Engineer Interview Experiences

1 interview found

I applied via Referral

Interview Questionnaire 

3 Questions

  • Q1. Here the technical guy is too friendly , started asking very basic questions only related to Verilog , then moved to bit deep , asked to write a code in verilog . If he is satisfied , you will be asked to ...
  • Q2. Asked related to fork - join , asked to write a code for Asynchronous D-FF and it's explanation ....
  • Q3. Here it was bit difficult , but not that much one can clear it easily if they are good enough in coding (in verilog). and next followed by HR ...

Interview Preparation Tips

Round: Test
Experience: Test comprises of 5 to 6 sections . those are like aptitude , c , Verilog ,Digital Design , VLSI and 10 questions from each section .

General Tips: If you are going to attend for Adept chips , first be through with all 5 to 6 sections for written test , next in interview concentrate on coding . If you are good at coding which shows that u r good at concepts too ...
Duration: <1 week

Interview questions from similar companies

Interview experience
3
Average
Difficulty level
Moderate
Process Duration
Less than 2 weeks
Result
Selected Selected

I applied via Referral and was interviewed before Jan 2022. There were 3 interview rounds.

Round 1 - Coding Test 

Mostly on TB components coding, different scenario coding..

Round 2 - Coding Test 

Mostly on past project experience, different implementation on those projects.

Round 3 - HR 

(2 Questions)

  • Q1. On background details
  • Q2. Reason of job change
  • Ans. 

    Seeking new challenges and growth opportunities in the field of verification engineering.

    • Desire to work on more complex projects

    • Opportunity to learn and apply new technologies

    • Seeking a more collaborative and supportive work environment

    • Career advancement and professional development

    • Company restructuring or downsizing

    • Relocation or commute concerns

  • Answered by AI

Interview Preparation Tips

Interview preparation tips for other job seekers - Focus on the verification concepts and past projects.

I applied via Referral and was interviewed before Jun 2020. There was 1 interview round.

Interview Questionnaire 

1 Question

  • Q1. Basic questions, project experience, scenario based questions

Interview Preparation Tips

Interview preparation tips for other job seekers - Be prepared on basics and projects
Interview experience
4
Good
Difficulty level
-
Process Duration
-
Result
-
Round 1 - One-on-one 

(3 Questions)

  • Q1. Project Explanation
  • Q2. Basic Array Question
  • Q3. Why should I hire you
  • Ans. 

    I have a strong background in embedded systems design and development, with a proven track record of delivering high-quality solutions.

    • Extensive experience in designing and implementing embedded systems for various applications

    • Proficient in programming languages such as C, C++, and assembly language

    • Strong problem-solving skills and ability to troubleshoot complex issues

    • Excellent communication and teamwork skills, able ...

  • Answered by AI

Interview Preparation Tips

Interview preparation tips for other job seekers - Practice the Coding question of String and Array topic
Interview experience
5
Excellent
Difficulty level
-
Process Duration
-
Result
-
Round 1 - One-on-one 

(1 Question)

  • Q1. Is setup and hold uncertainty values are different
  • Ans. 

    Yes, setup and hold uncertainty values are different in physical design engineering.

    • Setup uncertainty is related to the arrival time of the data signal at the input of the flip-flop, while hold uncertainty is related to the removal time of the data signal.

    • Setup time is the minimum amount of time the data input must be stable before the clock edge, while hold time is the minimum amount of time the data input must be sta...

  • Answered by AI
Interview experience
5
Excellent
Difficulty level
Moderate
Process Duration
Less than 2 weeks
Result
Not Selected

I applied via Recruitment Consulltant and was interviewed in Mar 2023. There were 3 interview rounds.

Round 1 - Resume Shortlist 
Pro Tip by AmbitionBox:
Keep your resume crisp and to the point. A recruiter looks at your resume for an average of 6 seconds, make sure to leave the best impression.
View all tips
Round 2 - Technical 

(2 Questions)

  • Q1. What is an ICG? How would you use it in the design?
  • Ans. 

    ICG stands for Inter-Chip Global. It is a network that connects multiple chips in a system.

    • ICG is used to transfer data between different chips in a system

    • It helps in reducing the number of wires required for communication between chips

    • ICG can be used in various design aspects such as clock distribution, power management, and data transfer

    • Example: In a multi-chip system, ICG can be used to transfer clock signals from o

  • Answered by AI
  • Q2. How will MSCTS help at SOC level CTS
  • Ans. 

    MSCTS can help in achieving better clock distribution and reducing skew at SOC level CTS.

    • MSCTS (Multi-Source Clock Tree Synthesis) can optimize the clock tree for better skew and jitter performance.

    • It can also help in reducing power consumption by optimizing the clock network.

    • MSCTS can handle multiple clock sources and ensure proper synchronization.

    • It can also help in meeting timing constraints and reducing clock tree ...

  • Answered by AI
Round 3 - Technical 

(2 Questions)

  • Q1. What was the most difficult challenge faced in the projects you worked?
  • Q2. How will you fix setup and hold time when both are violating at the same time.
  • Ans. 

    Fixing setup and hold time violations simultaneously requires adjusting clock timing and/or data path delays.

    • Identify the critical path causing the violations

    • Adjust the clock timing to meet setup and hold requirements

    • Adjust the data path delays to meet setup and hold requirements

    • Use tools like static timing analysis and delay calculation to determine necessary adjustments

    • Iteratively adjust timing and delays until viola

  • Answered by AI

Interview Preparation Tips

Interview preparation tips for other job seekers - The interview was professional and technical. They asked all basic STA and PD Flow Questions. It is advisable to go through few topics like Low Power and STA before interview.

Skills evaluated in this interview

Interview experience
5
Excellent
Difficulty level
-
Process Duration
-
Result
-

I applied via Campus Placement

Round 1 - Resume Shortlist 
Pro Tip by AmbitionBox:
Don’t add your photo or details such as gender, age, and address in your resume. These details do not add any value.
View all tips
Round 2 - Aptitude Test 

Normal Aptitude questions, We can prepare for it using general aptitude questions available in internet.

Round 3 - Technical 

(1 Question)

  • Q1. Technical Questions (Digital Electronics, Verilog, Computer Architecture)
Round 4 - HR 

(1 Question)

  • Q1. HR Discussion will just our introduction and some normal hr questions
Interview experience
4
Good
Difficulty level
Moderate
Process Duration
Less than 2 weeks
Result
Selected Selected

I applied via Approached by Company and was interviewed before May 2022. There were 2 interview rounds.

Round 1 - Resume Shortlist 
Pro Tip by AmbitionBox:
Properly align and format text in your resume. A recruiter will have to spend more time reading poorly aligned text, leading to high chances of rejection.
View all tips
Round 2 - Technical 

(3 Questions)

  • Q1. Storage classes
  • Q2. Coding ques on c
  • Q3. Single linked list

Interview Preparation Tips

Interview preparation tips for other job seekers - will crack easily
Interview experience
3
Average
Difficulty level
Moderate
Process Duration
Less than 2 weeks
Result
Selected Selected

I applied via Referral and was interviewed before Jan 2022. There were 3 interview rounds.

Round 1 - Coding Test 

Mostly on TB components coding, different scenario coding..

Round 2 - Coding Test 

Mostly on past project experience, different implementation on those projects.

Round 3 - HR 

(2 Questions)

  • Q1. On background details
  • Q2. Reason of job change
  • Ans. 

    Seeking new challenges and growth opportunities in the field of verification engineering.

    • Desire to work on more complex projects

    • Opportunity to learn and apply new technologies

    • Seeking a more collaborative and supportive work environment

    • Career advancement and professional development

    • Company restructuring or downsizing

    • Relocation or commute concerns

  • Answered by AI

Interview Preparation Tips

Interview preparation tips for other job seekers - Focus on the verification concepts and past projects.
Interview experience
3
Average
Difficulty level
-
Process Duration
-
Result
-
Round 1 - Technical 

(5 Questions)

  • Q1. Write code randc behaviour
  • Ans. 

    randc behavior generates random complex numbers with specified distribution

    • Use randc to generate random complex numbers

    • Specify distribution using arguments like mean, variance, etc.

    • Example: randc(10, 1, 2) generates 10 random complex numbers with mean 1 and variance 2

  • Answered by AI
  • Q2. Functinal coverage
  • Q3. Code coverage related questions
  • Q4. Monitor and scoreboard connections
  • Q5. Project related questions

Skills evaluated in this interview

AdeptChip Services Interview FAQs

What are the top questions asked in AdeptChip Services Verification Engineer interview?

Some of the top questions asked at the AdeptChip Services Verification Engineer interview -

  1. Here the technical guy is too friendly , started asking very basic questions on...read more
  2. Asked related to fork - join , asked to write a code for Asynchronous D-FF and ...read more
  3. Here it was bit difficult , but not that much one can clear it easily if they a...read more

Tell us how to improve this page.

Interview Questions from Similar Companies

TCS Interview Questions
3.7
 • 10.4k Interviews
Infosys Interview Questions
3.6
 • 7.5k Interviews
Wipro Interview Questions
3.7
 • 5.6k Interviews
Tech Mahindra Interview Questions
3.5
 • 3.8k Interviews
HCLTech Interview Questions
3.5
 • 3.8k Interviews
LTIMindtree Interview Questions
3.8
 • 2.9k Interviews
Mphasis Interview Questions
3.4
 • 788 Interviews
View all
AdeptChip Services Verification Engineer Salary
based on 7 salaries
₹4.2 L/yr - ₹16 L/yr
At par with the average Verification Engineer Salary in India
View more details
Physical Design Engineer
39 salaries
unlock blur

₹4.8 L/yr - ₹12.7 L/yr

Software Engineer
15 salaries
unlock blur

₹3.5 L/yr - ₹11.5 L/yr

Senior Physical Design Engineer
11 salaries
unlock blur

₹20 L/yr - ₹26 L/yr

Senior Software Engineer
11 salaries
unlock blur

₹10 L/yr - ₹30 L/yr

Physical Design Engineer 1
8 salaries
unlock blur

₹3.2 L/yr - ₹6 L/yr

Explore more salaries
Compare AdeptChip Services with

TCS

3.7
Compare

Wipro

3.7
Compare

Infosys

3.6
Compare

HCLTech

3.5
Compare
Did you find this page helpful?
Yes No
write
Share an Interview