AmbitionBox
Interview Questions
- Reviews
- Salaries
- Interview Questions
- About Company
- Benefits
- Jobs
- Office Photos
- Community
Add office photos
Filter interviews by
Incise Infotech Design & Verification Engineer Interview Questions and Answers
Incise Infotech Design & Verification Engineer Interview Experiences
1 interview found
Yash Chandrakar
(2 Questions)
- Q1. What are synthesizable constructs ?
- Ans.
Synthesizable constructs are hardware description language (HDL) constructs that can be translated directly into hardware logic by a synthesis tool.
Synthesizable constructs are used in hardware description languages like Verilog and VHDL.
They describe the behavior and structure of digital circuits.
Examples include flip-flops, multiplexers, adders, and registers.
Non-synthesizable constructs include delays, file I/O, and...
- Q2. What is verilog code of d-ff
- Ans.
D flip-flop (D-FF) verilog code stores data on the rising edge of the clock signal.
Use always block to describe the behavior of the D-FF
Use a positive edge-triggered clock signal to update the output
Assign the output to the input data when the clock signal rises
Skills evaluated in this interview
Design & Verification Engineer Jobs at Incise Infotech
Top trending discussions
Interview questions from similar companies
Design & Verification Engineer Interview Questions & Answers
Truechip Solutions
Sreya
posted on 13 Jun 2023
I applied via Campus Placement and was interviewed in Dec 2022. There were 4 interview rounds.
Digital Verilog and Sv and aptitude
(2 Questions)
- Q1. What is digital electronics
- Ans.
Digital electronics is a branch of electronics that deals with digital signals and systems.
Deals with discrete values (0s and 1s)
Utilizes logic gates to perform operations
Commonly used in computers, calculators, and digital clocks
- Q2. Difference between latch and flipflops
- Ans.
Latches are level-sensitive while flip-flops are edge-triggered. Flip-flops have a clock input while latches do not.
Latches are level-sensitive, meaning the output changes as long as the enable signal is active. Flip-flops are edge-triggered, changing only on the rising or falling edge of the clock signal.
Flip-flops have a clock input which controls when the output changes, while latches do not have a clock input.
Latch...
(2 Questions)
- Q1. Are you ok with bond
- Q2. Will you relocate
Interview Preparation Tips
Design & Verification Engineer Interview Questions & Answers
Truechip Solutions
Anonymous
posted on 29 Jun 2023
Selected
I applied via Recruitment Consulltant and was interviewed in May 2023. There were 3 interview rounds.
Very basic questions on digital and verilog and sv
(3 Questions)
- Q1. About latches and flip flops
- Q2. Diff bw latches and ff
- Ans.
Latches are level-sensitive while flip-flops are edge-triggered. Flip-flops have a clock input while latches do not.
Latches are level-sensitive, meaning the output changes as long as the enable signal is active.
Flip-flops are edge-triggered, meaning the output changes only on the rising or falling edge of the clock signal.
Flip-flops have a clock input which latches do not have.
Latches are faster but consume more power ...
- Q3. What is digital electronics
- Ans.
Digital electronics is a branch of electronics that deals with digital signals and systems.
Deals with discrete values (0s and 1s)
Utilizes logic gates to process digital signals
Used in computers, smartphones, digital cameras, etc.
Digital circuits can be easily replicated and manipulated
Interview Preparation Tips
- Digital Electronics
Senior Engineer Interview Questions & Answers
Renesas Electronics India
Anonymous
posted on 8 Jul 2021
Interview Questionnaire
1 Question
- Q1. State machines
I applied via Referral and was interviewed before Sep 2020. There was 1 interview round.
Interview Questionnaire
2 Questions
- Q1. Basic c programming
- Q2. Previous experience questions
Interview Preparation Tips
Senior Engineer Interview Questions & Answers
Smiiel - A Unit Of Motherson Sumi System
Anonymous
posted on 14 Jan 2022
I applied via Referral and was interviewed before Jan 2021. There were 3 interview rounds.
Interview Questionnaire
1 Question
- Q1. Your Introduction
Interview Preparation Tips
I applied via Campus Placement and was interviewed in Dec 2016. There were 5 interview rounds.
Interview Questionnaire
2 Questions
- Q1. Communication Concepts
- Q2. Embedded Concepts
Interview Preparation Tips
Experience: Shortlisted based on CGPA and Profile
Tips: CGPA above 7.5 and Communication/CS based coursework/ability
Round: Test
Experience: C Coding Questions which checked basic knowledge of C
Tips: Brush up your C skills. Questions are easy but may require knowledge of stuff like what is big endian and little endian etc.
Duration: 1 hour 30 minutes
Total Questions: 12
Round: Technical Interview
Experience: My Communication relation concepts were tested. My Major Project was asked in detail.
Tips: If Comm background, prepare ITC, MultiCarrier/Wireless at a good level. If not they will ask C.
Round: Technical Interview
Experience: I was asked basic level embedded concepts.
Tips: Prepare on the following and similar stuff : How to implement a pseudo dynamic memory allocation using flash memory- which data structure to use. How does Inter Process Communication work. How does a multicore processor synchronizes its cores. If Comm background, give the TX and RX chain design (Wireless System Design)
Skills: Communication Systems, Embedded Systems, C Programming
College Name: IIT Madras
Gayathri S ee15m052
I applied via Campus Placement and was interviewed before Dec 2015. There were 2 interview rounds.
Interview Preparation Tips
Experience: It was a written test with some numerical aptitude questions and coding questions. The test was fairly easy
Duration: 1 hour
College Name: IIT Madras
I applied via Campus Placement and was interviewed in Dec 2016. There were 3 interview rounds.
Interview Preparation Tips
Experience: It was a written test with some numerical aptitude questions and coding questions. The test was fairly easy
Tips: Learn about pointers and using function pointers
Round: Technical Interview
Experience: First, I was asked to brief about the projects I have done so far. Then there were some questions about C programming like pointers, const pointers, storage classes, volatile keyword etc. It was followed by some basic questions about computer architecture, microcontroller, FPGA, RTOS
Round: Technical Interview
Experience: In this round I was asked to write algorithm for some simple problems like checking if a given integer (not string) is palindrome or not, checking if a number is a multiple of 3 (using bitwise operations) etc
College Name: IIT Madras
Senior Engineer Interview Questions & Answers
Smiiel - A Unit Of Motherson Sumi System
posted on 11 Jun 2022
(1 Question)
- Q1. In which face we develop PPAP documents
- Ans.
PPAP documents are developed in the Production Part Approval Process (PPAP) face.
PPAP documents are developed during the production part approval process.
This is typically the fourth phase of the APQP (Advanced Product Quality Planning) process.
PPAP documents include items such as control plans, FMEAs, and measurement system analysis.
The purpose of PPAP is to ensure that all parts meet customer requirements and specifi...
(1 Question)
- Q1. What is the shrinkage value of pa66
- Ans.
The shrinkage value of pa66 varies depending on the specific grade and processing conditions.
Shrinkage is the reduction in size of a molded part as it cools and solidifies.
The shrinkage value of pa66 can range from 1.5% to 3.5%.
Factors that affect shrinkage include mold design, processing parameters, and part geometry.
It is important to account for shrinkage when designing molds and parts to ensure proper fit and funct
Interview Preparation Tips
Incise Infotech Interview FAQs
Tell us how to improve this page.
Interview Questions for Popular Designations
- Verification Engineer Interview Questions
- Asic Design Verification Engineer Interview Questions
- Senior Verification Engineer Interview Questions
- Embedded Engineer Interview Questions
- Physical Design Engineer Interview Questions
- Embedded Developer Interview Questions
- Verification & Validation Engineer Interview Questions
- Embedded Firmware Engineer Interview Questions
- Show more
Incise Infotech Design & Verification Engineer Interview Process
based on 2 interviews
Interview experience
Interview Questions from Similar Companies
Incise Infotech Design & Verification Engineer Reviews and Ratings
based on 1 review
Rating in categories
|
Verification Engineer
37
salaries
|  ₹3.1 L/yr - ₹10 L/yr |
|
Physical Design Engineer
20
salaries
| ₹4 L/yr - ₹7.8 L/yr |
|
RTL Design Engineer
8
salaries
| ₹2.4 L/yr - ₹6 L/yr |
|
Data Scientist
7
salaries
| ₹4 L/yr - ₹11 L/yr |
|
Design Engineer
7
salaries
| ₹5 L/yr - ₹14 L/yr |
Smiiel - A Unit Of Motherson Sumi System
STJ Electronics
PICL
Lohum Cleantech
- Home >
- Interviews >
- Incise Infotech Interview Questions >
- Incise Infotech Design & Verification Engineer Interview Questions
