Filter interviews by
I applied via Recruitment Consulltant and was interviewed in May 2023. There were 3 interview rounds.
Very basic questions on digital and verilog and sv
Latches are level-sensitive while flip-flops are edge-triggered. Flip-flops have a clock input while latches do not.
Latches are level-sensitive, meaning the output changes as long as the enable signal is active.
Flip-flops are edge-triggered, meaning the output changes only on the rising or falling edge of the clock signal.
Flip-flops have a clock input which latches do not have.
Latches are faster but consume more power ...
Digital electronics is a branch of electronics that deals with digital signals and systems.
Deals with discrete values (0s and 1s)
Utilizes logic gates to process digital signals
Used in computers, smartphones, digital cameras, etc.
Digital circuits can be easily replicated and manipulated
I applied via Campus Placement and was interviewed in Dec 2022. There were 4 interview rounds.
Digital Verilog and Sv and aptitude
Digital electronics is a branch of electronics that deals with digital signals and systems.
Deals with discrete values (0s and 1s)
Utilizes logic gates to perform operations
Commonly used in computers, calculators, and digital clocks
Latches are level-sensitive while flip-flops are edge-triggered. Flip-flops have a clock input while latches do not.
Latches are level-sensitive, meaning the output changes as long as the enable signal is active. Flip-flops are edge-triggered, changing only on the rising or falling edge of the clock signal.
Flip-flops have a clock input which controls when the output changes, while latches do not have a clock input.
Latch...
Top trending discussions
I applied via Referral and was interviewed before Sep 2020. There was 1 interview round.
I applied via Campus Placement and was interviewed in Dec 2016. There were 5 interview rounds.
I applied via Campus Placement and was interviewed before Dec 2015. There were 2 interview rounds.
I applied via Campus Placement and was interviewed in Dec 2016. There were 3 interview rounds.
I applied via Company Website and was interviewed before Apr 2022. There were 5 interview rounds.
Pointer and linked list
Pure technical on kernel programming
Multi-threaded programming can be achieved by creating multiple threads that run concurrently.
Identify the tasks that can be executed in parallel
Create threads using threading libraries in the chosen programming language
Synchronize the threads to avoid race conditions and deadlocks
Use locks, semaphores, and mutexes to manage shared resources
Optimize the performance by balancing the workload among threads
I applied via Referral and was interviewed before Oct 2022. There were 3 interview rounds.
A module in Python is a file containing Python code, which can define functions, classes, and variables.
Modules help organize Python code into reusable components
Modules can be imported into other Python scripts using the 'import' keyword
Examples of modules in Python include math, random, and os
I applied via LinkedIn and was interviewed in Jul 2024. There were 4 interview rounds.
Previous work clarity is essential for successful collaboration and understanding of project requirements.
Clearly explain the projects you have worked on in the past, including your role and responsibilities
Provide examples of how you communicated with team members to ensure clarity in project goals
Discuss any challenges you faced in previous projects and how you overcame them
Bit manipulation, memory layout, interrupts, semaphore mutex, implement memcpy, sorting, algo to share resource equally
atoi function converts a string to an integer in C language
Use a loop to iterate through each character of the input string
Check if the character is a digit (0-9) using 'isdigit' function
Calculate the integer value by multiplying the current value by 10 and adding the digit value
based on 2 interviews
Interview experience
based on 2 reviews
Rating in categories
Design Engineer
23
salaries
| ₹3.4 L/yr - ₹14.4 L/yr |
Design & Verification Engineer
19
salaries
| ₹4 L/yr - ₹16.2 L/yr |
RTL Design Engineer
6
salaries
| ₹7.3 L/yr - ₹17 L/yr |
Verification Engineer
6
salaries
| ₹5.5 L/yr - ₹14 L/yr |
Marketing Manager
5
salaries
| ₹18.6 L/yr - ₹32 L/yr |
Smiiel - A Unit Of Motherson Sumi System
STJ Electronics
PICL
Lohum Cleantech