Filter interviews by
I applied via Walk-in and was interviewed in Jul 2020. There was 1 interview round.
Top trending discussions
posted on 8 Jul 2021
I applied via Referral and was interviewed before Sep 2020. There was 1 interview round.
I applied via Campus Placement and was interviewed in Dec 2016. There were 5 interview rounds.
I applied via Campus Placement and was interviewed before Dec 2015. There were 2 interview rounds.
I applied via Campus Placement and was interviewed in Dec 2016. There were 3 interview rounds.
Digital circuit design in Verilog including adders, mux, counter, FSM, RAM RTL code, datatypes, and blocking/non-blocking assignments.
Verilog is a hardware description language used for digital circuit design.
Adders are used for arithmetic operations, mux for data selection, counter for counting, and FSM for control logic.
Blocking assignments are executed sequentially, while non-blocking assignments are executed concur...
I applied via Company Website and was interviewed before Apr 2022. There were 5 interview rounds.
Pointer and linked list
Pure technical on kernel programming
Multi-threaded programming can be achieved by creating multiple threads that run concurrently.
Identify the tasks that can be executed in parallel
Create threads using threading libraries in the chosen programming language
Synchronize the threads to avoid race conditions and deadlocks
Use locks, semaphores, and mutexes to manage shared resources
Optimize the performance by balancing the workload among threads
I applied via Referral and was interviewed before Oct 2022. There were 3 interview rounds.
A module in Python is a file containing Python code, which can define functions, classes, and variables.
Modules help organize Python code into reusable components
Modules can be imported into other Python scripts using the 'import' keyword
Examples of modules in Python include math, random, and os
I applied via Walk-in and was interviewed in Jun 2023. There were 3 interview rounds.
Latch is level triggered, while flip-flop is edge triggered. Latch is asynchronous, while flip-flop is synchronous.
Latch stores data as long as the enable signal is high, while flip-flop stores data only on the rising or falling edge of the clock signal.
Latch is level triggered, meaning it changes output whenever the input changes, while flip-flop is edge triggered, changing output only on clock signal edges.
Latch is a...
Assistant Manager
40
salaries
| ₹4.6 L/yr - ₹10.5 L/yr |
Quality Engineer
35
salaries
| ₹1.8 L/yr - ₹5.5 L/yr |
Senior Engineer
20
salaries
| ₹4.2 L/yr - ₹9.6 L/yr |
Engineer
19
salaries
| ₹3 L/yr - ₹5 L/yr |
Junior Engineer
18
salaries
| ₹2 L/yr - ₹4.5 L/yr |
STJ Electronics
Lumens Technologies
Maven Silicon
Tokai Rika Minda