Filter interviews by
posted on 26 Jul 2023
I applied via Referral and was interviewed before Jul 2022. There were 3 interview rounds.
Top trending discussions
posted on 8 Jul 2021
I applied via Referral and was interviewed in Dec 2023. There were 4 interview rounds.
They need fewer people in less salary, so don't waste your time.
Electronic question.
Hr interviews with basic questions
I applied via Referral and was interviewed before Sep 2020. There was 1 interview round.
I applied via Campus Placement and was interviewed in Dec 2016. There were 5 interview rounds.
I applied via Campus Placement and was interviewed before Dec 2015. There were 2 interview rounds.
I applied via Campus Placement and was interviewed in Dec 2016. There were 3 interview rounds.
Digital circuit design in Verilog including adders, mux, counter, FSM, RAM RTL code, datatypes, and blocking/non-blocking assignments.
Verilog is a hardware description language used for digital circuit design.
Adders are used for arithmetic operations, mux for data selection, counter for counting, and FSM for control logic.
Blocking assignments are executed sequentially, while non-blocking assignments are executed concur...
based on 1 interview
Interview experience
based on 5 reviews
Rating in categories
Assistant Manager
40
salaries
| ₹4.6 L/yr - ₹10.5 L/yr |
Quality Engineer
35
salaries
| ₹1.8 L/yr - ₹5.5 L/yr |
Senior Engineer
20
salaries
| ₹4.2 L/yr - ₹9.6 L/yr |
Engineer
19
salaries
| ₹3 L/yr - ₹5 L/yr |
Junior Engineer
18
salaries
| ₹2 L/yr - ₹4.5 L/yr |
STJ Electronics
Lumens Technologies
Maven Silicon
Tokai Rika Minda