AmbitionBox
Interview Questions
- Reviews
- Salaries
- Interview Questions
- About Company
- Benefits
- Jobs
- Office Photos
- Community
Add office photos
i
Ansys Software Private
Limited
Compare
Filter interviews by
Ansys Software Private Limited Interview Questions and Answers
25 Interview questions
Mealy and Moore machines are two types of finite state machines (FSM) distinguished by their output generation methods.
Output Generation: In Mealy machines, the output depends on both the current state and the input, while in Moore machines, the output depends only on the current state.
Example of Mealy: If a Mealy machine is in state A and receives input 1, it might output 0 immediately based on that input.
Example...
Discussing projects showcases problem-solving skills and technical expertise in applications engineering.
Developed a custom software tool for data analysis, improving efficiency by 30%.
Collaborated with cross-functional teams to design a new product feature based on user feedback.
Implemented a troubleshooting guide that reduced customer support calls by 25%.
Led a project to integrate new technology into existing s...
ASIC design flow process involves steps like specification, design, verification, synthesis, and testing.
Specification: Define requirements and constraints for the ASIC design.
Design: Create a high-level design based on the specifications.
Verification: Verify the design using simulations and tests.
Synthesis: Convert the design into a netlist of gates and connections.
Testing: Test the fabricated ASIC to ensure func...
The regions of operation of MOSFETs in a CMOS inverter are cutoff, triode, and saturation.
MOSFET operates in cutoff region when Vgs < Vth
MOSFET operates in triode region when Vgs > Vth and Vds < Vgs - Vth
MOSFET operates in saturation region when Vgs > Vth and Vds > Vgs - Vth
CMOS inverter uses both NMOS and PMOS transistors to achieve high noise immunity and low power consumption
Power leakage is the power dissipated in CMOS circuits when transistors are in off state, while dynamic power is the power dissipated during switching.
Power leakage occurs due to subthreshold leakage currents in transistors when they are in off state
Dynamic power is the power dissipated during charging and discharging of capacitive loads in CMOS circuits
Power leakage increases with decreasing transistor size, whil...
Understanding Python lists and slicing operations is crucial for efficient data manipulation.
Lists in Python are ordered collections of items, e.g., myList = [1, 2, 3, 4].
Slicing allows you to access a subset of a list, e.g., myList[1:3] returns [2, 3].
Negative indices can be used to slice from the end, e.g., myList[-2:] returns [3, 4].
You can also use steps in slicing, e.g., myList[::2] returns [1, 3].
Recursion tree for a given code
Identify the base case of the recursion
Draw a tree structure with each recursive call as a node
Label each node with the input parameters and return values
Biot number represents the ratio of internal resistance to external resistance in heat transfer, while Nusselt number represents the ratio of convective to conductive heat transfer.
Biot number is used to determine the relative importance of internal resistance to heat transfer compared to external resistance.
Nusselt number is used to determine the relative importance of convective heat transfer compared to conduct...
To find leaf node of binary tree, traverse the tree and check if node has no children.
Traverse the binary tree using depth-first search or breadth-first search
Check if a node has no left or right child, then it is a leaf node
Repeat the process for all nodes until all leaf nodes are found
To get left view, right view, and top view of a binary tree, perform level order traversal and keep track of the first node encountered at each level.
Perform level order traversal of the binary tree
Keep track of the first node encountered at each level for left view
Keep track of the last node encountered at each level for right view
For top view, use a map to store horizontal distance and node pairs
Ansys Software Private Limited Interview Experiences
29 interviews found
Anonymous
Digital, RC RL circuits, Python, STA
(2 Questions)
- Q1. MOSFET Working, Elmore delay model
- Q2. STA, Switched Capacitor
(2 Questions)
- Q1. General Questions
- Q2. Projects related qu
- Ans.
Discussing projects showcases problem-solving skills and technical expertise in applications engineering.
Developed a custom software tool for data analysis, improving efficiency by 30%.
Collaborated with cross-functional teams to design a new product feature based on user feedback.
Implemented a troubleshooting guide that reduced customer support calls by 25%.
Led a project to integrate new technology into existing system...
I applied via Referral and was interviewed in Sep 2024. There were 3 interview rounds.
Three DSA questions one on likedlist one on BST and one on maps
(2 Questions)
- Q1. Cpp pointers explain smart pointers
- Ans.
Smart pointers in C++ provide automatic memory management and help prevent memory leaks.
Smart pointers are objects that manage the memory of a pointer automatically.
They ensure that memory is deallocated when it is no longer needed.
Examples include unique_ptr, shared_ptr, and weak_ptr.
- Q2. Cpp question based on OOPs concepts
DSA questions on graph and lots of puzzles
Interview Preparation Tips
- C++
- DSA
- OOPS
- Puzzles
Skills evaluated in this interview
I applied via Campus Placement and was interviewed in Jul 2024. There were 2 interview rounds.
Asked Basic Aptitude Questions
(5 Questions)
- Q1. Nmos Cross Section drawing
- Q2. Asic design flow
- Q3. Asic vs fpga difference
- Ans.
ASICs are custom-designed for specific applications, while FPGAs are reprogrammable and more flexible.
ASICs are Application-Specific Integrated Circuits designed for a specific purpose or application.
FPGAs are Field-Programmable Gate Arrays that can be reconfigured for different tasks.
ASICs are more efficient and faster than FPGAs for specific tasks.
FPGAs are more flexible and can be reprogrammed for different function...
- Q4. Static Timing Analysis
- Q5. Projects related (verilog)
Interview Preparation Tips
Skills evaluated in this interview
Selected
I applied via Campus Placement and was interviewed in Jul 2024. There were 3 interview rounds.
(1 Question)
- Q1. Proof of Regions of operations of Mosfets in CMOS inverter.
- Ans.
The regions of operation of MOSFETs in a CMOS inverter are cutoff, triode, and saturation.
MOSFET operates in cutoff region when Vgs < Vth
MOSFET operates in triode region when Vgs > Vth and Vds < Vgs - Vth
MOSFET operates in saturation region when Vgs > Vth and Vds > Vgs - Vth
CMOS inverter uses both NMOS and PMOS transistors to achieve high noise immunity and low power consumption
(1 Question)
- Q1. Explain the power leakage and dynamic power in CMOS circuits.
- Ans.
Power leakage is the power dissipated in CMOS circuits when transistors are in off state, while dynamic power is the power dissipated during switching.
Power leakage occurs due to subthreshold leakage currents in transistors when they are in off state
Dynamic power is the power dissipated during charging and discharging of capacitive loads in CMOS circuits
Power leakage increases with decreasing transistor size, while dyn...
(1 Question)
- Q1. Tell me about your family background
- Ans.
I come from a close-knit family with a diverse background, including engineers, teachers, and entrepreneurs.
My father is an electrical engineer and my mother is a high school teacher.
I have a younger sister who is studying business in college.
My grandparents were entrepreneurs and owned a small business in our hometown.
Family gatherings are always filled with lively discussions about technology, education, and business...
(2 Questions)
- Q1. Mostly heat tranger based, conduction, convection.
- Q2. Coding based question on python list and slicing operation.
- Ans.
Understanding Python lists and slicing operations is crucial for efficient data manipulation.
Lists in Python are ordered collections of items, e.g., myList = [1, 2, 3, 4].
Slicing allows you to access a subset of a list, e.g., myList[1:3] returns [2, 3].
Negative indices can be used to slice from the end, e.g., myList[-2:] returns [3, 4].
You can also use steps in slicing, e.g., myList[::2] returns [1, 3].
(2 Questions)
- Q1. Cfd based question.
- Q2. Python coding based questions.
Interview Preparation Tips
(2 Questions)
- Q1. Related to project
- Q2. Explain the project
- Ans.
The project is a software application designed to provide technical support to customers experiencing issues with a product or service.
Developed a user-friendly interface for customers to submit support tickets
Implemented a ticketing system to track and prioritize customer issues
Integrated knowledge base articles to provide self-help resources for common problems
(2 Questions)
- Q1. Related to project
- Q2. Explain the project
- Ans.
The project is a software application designed to streamline technical support processes and improve customer satisfaction.
Developed a user-friendly interface for customers to submit support tickets
Implemented a ticketing system to track and prioritize support requests
Integrated knowledge base for quick access to troubleshooting guides
Utilized automation tools to expedite resolution times
Conducted regular analysis of s...
(2 Questions)
- Q1. About education
- Q2. Explain them about my education
I applied via Naukri.com and was interviewed in Jun 2024. There was 1 interview round.
(2 Questions)
- Q1. About previous experience
- Q2. Relevant skills and projects
Selected
I applied via Campus Placement and was interviewed in Feb 2024. There were 2 interview rounds.
Digital electronics, circuits , verilog , asic design flow
(2 Questions)
- Q1. Explain the complete asic design flow process
- Ans.
ASIC design flow process involves steps like specification, design, verification, synthesis, and testing.
Specification: Define requirements and constraints for the ASIC design.
Design: Create a high-level design based on the specifications.
Verification: Verify the design using simulations and tests.
Synthesis: Convert the design into a netlist of gates and connections.
Testing: Test the fabricated ASIC to ensure functiona...
- Q2. Power reduction techniques in CMOS
- Ans.
Power reduction techniques in CMOS involve various methods to minimize power consumption in CMOS circuits.
Use of power gating to selectively turn off power to unused circuit blocks
Implementing clock gating to disable clock signals to unused circuitry
Utilizing voltage scaling to reduce power consumption at lower voltages
Applying dynamic voltage and frequency scaling to adjust voltage and frequency based on workload
Using...
yogesh jadhav
It written test. Do all the logical questions. Along with that prepared for machine drawing
Selected
I appeared for an interview before May 2024, where I was asked the following questions.
- Q1. Cmos Intverter VTC, types of power,
- Q2. Difference between Melay and Moore, why two different FSM
- Ans.
Mealy and Moore machines are two types of finite state machines (FSM) distinguished by their output generation methods.
Output Generation: In Mealy machines, the output depends on both the current state and the input, while in Moore machines, the output depends only on the current state.
Example of Mealy: If a Mealy machine is in state A and receives input 1, it might output 0 immediately based on that input.
Example of M...
Top trending discussions
Ansys Software Private Limited Interview FAQs
Some of the top questions asked at the Ansys Software Private Limited interview -
The duration of Ansys Software Private Limited interview process can vary, but typically it takes about less than 2 weeks to complete.
Tell us how to improve this page.
Ansys Software Private Limited Interviews By Designations
- Ansys Software Private Limited Technical Support Engineer Interview Questions
- Ansys Software Private Limited Applications Engineer Interview Questions
- Ansys Software Private Limited Software Developer Interview Questions
- Ansys Software Private Limited Product Specialist Interview Questions
- Ansys Software Private Limited Application Developer Interview Questions
- Ansys Software Private Limited Engineer Interview Questions
- Ansys Software Private Limited Senior Engineer Interview Questions
- Ansys Software Private Limited Design Engineer Interview Questions
- Show more
Interview Questions for Popular Designations
- Applications Engineer Interview Questions
- Technical Support Engineer Interview Questions
- Analyst Interview Questions
- Intern Interview Questions
- Senior Associate Interview Questions
- Consultant Interview Questions
- Graduate Engineer Trainee (Get) Interview Questions
- Java Developer Interview Questions
- Show more
Overall Interview Experience Rating
based on 20 interview experiences
Difficulty level
Duration
Interview Questions from Similar Companies
Ansys Software Private Limited Reviews and Ratings
based on 122 reviews
Rating in categories
|
R&D Engineer
55
salaries
|  ₹14 L/yr - ₹25 L/yr |
|
Team Manager
37
salaries
| ₹8.6 L/yr - ₹38.9 L/yr |
|
Applications Engineer
36
salaries
| ₹8.5 L/yr - ₹30.4 L/yr |
|
Senior R&D Engineer
36
salaries
| ₹22 L/yr - ₹54 L/yr |
|
Senior Application Engineer
35
salaries
| ₹17 L/yr - ₹30 L/yr |
Autodesk
AgreeYa Solutions
Apisero
Actalent Services
- Home >
- Interviews >
- Ansys Software Private Limited Interview Questions
