Upload Button Icon Add office photos
filter salariesFilter salaries by

Yoctozant Technologies Design & Verification Engineer salaries in India

Annual salary range
Select experience
₹5 Lakhs - ₹9.5 Lakhs
Low Confidence
info icon
Low confidence means that this average salary is based on data that was reported by very few people.
Salary of majority employees
unlock blur
unlock blur

13% less than the average Design & Verification Engineer Salary for 2 years of experience

Interested in this particular role?

Last Updated: 18 Oct 2023

Companies similar to Yoctozant Technologies for Design & Verification Engineer

Company name Avg Annual Salary Open Jobs
Logo
TCS Design & Verification Engineer Salary

2 - 4 years exp. (12 salaries)

unlock blur

₹4 L/yr - ₹8.1 L/yr

arrow icon 19% less
Logo
Wipro Design & Verification Engineer Salary

1 - 4 years exp. (85 salaries)

unlock blur

₹3.5 L/yr - ₹10 L/yr

arrow icon 17% less
Logo
HCLTech Design & Verification Engineer Salary

1 - 3 years exp. (21 salaries)

unlock blur

₹4.5 L/yr - ₹6.5 L/yr

arrow icon 27% less
unlock blur

₹3.5 L/yr - ₹10 L/yr

arrow icon 18% less
Logo
unlock blur

₹4 L/yr - ₹8 L/yr

arrow icon 30% less
unlock blur

₹5.8 L/yr - ₹6 L/yr

arrow icon 11% less
unlock blur

₹5 L/yr - ₹5.5 L/yr

arrow icon 21% less
Design & Verification Engineer salary at Yoctozant Technologies ranges between ₹5 Lakhs to ₹9.5 Lakhs per year for employees with 2 years of experience. Salary estimates are based on 3 latest salaries received from various employees of Yoctozant Technologies.

Latest annual salaries shared by Yoctozant Technologies Design & Verification Engineer

1y ago
avg blur mobile
2 years exp.
1y ago
avg blur mobile
2 years exp.

Experience wise Yoctozant Technologies Design & Verification Engineer salaries

Last Updated: 18 Oct 2023

Experience Avg Annual Salary
2 years  (3 salaries)

unlock blur

₹5 L/yr - ₹9.5 L/yr

Similar Designation salaries in Yoctozant Technologies

unlock blur
₹7 L/yr - ₹10 L/yr
Asic Verification Engineer Salary
(AmbitionBox Estimate)
unlock blur
₹9.9 L/yr - ₹12.6 L/yr
Verification Engineer Salary
(AmbitionBox Estimate)
unlock blur
₹4.7 L/yr - ₹6 L/yr
unlock blur
₹10.8 L/yr - ₹13.8 L/yr
Analog Layout Engineer Salary
(AmbitionBox Estimate)
unlock blur
₹4.5 L/yr - ₹5.8 L/yr

Yoctozant Technologies Design & Verification Engineer Salary FAQs

What is the notice period for Design & Verification Engineer at Yoctozant Technologies?
According to AmbitionBox, 100% of the Yoctozant Technologies Design & Verification Engineers reported a notice period of 15 days or less.This is based on 1 response on AmbitionBox in last 2 years.

Tell us how to improve this page.

Yoctozant Technologies Design & Verification Engineer salary in India ranges between ₹5 Lakhs to ₹9.5 Lakhs with an average annual salary of ₹unlock blur. Salary estimates are based on 3 Yoctozant Technologies latest salaries received from various employees of Yoctozant Technologies.