Upload Button Icon Add office photos
filter salariesFilter salaries by

Frenus Tech Asic Design Verification Engineer salaries in India

Annual salary range
Select experience
₹5.9 Lakhs - ₹7.5 Lakhs
Low Confidence
info icon
Low confidence means that this average salary is based on data that was reported by very few people.
Salary of majority employees
unlock blur
unlock blur

Interested in this particular role?

Last Updated: 13 Mar 2023

Companies similar to Frenus Tech for Asic Design Verification Engineer

Company name Avg Annual Salary Open Jobs
Logo
TCS Asic Design Verification Engineer Salary

2 - 3 years exp. (3 salaries)

unlock blur

₹3.2 L/yr - ₹4.3 L/yr

arrow icon 42% less
Logo
unlock blur

₹4 L/yr - ₹7.3 L/yr

arrow icon 18% less
unlock blur

₹13 L/yr - ₹20 L/yr

arrow icon 133% more
unlock blur

₹1.5 L/yr - ₹5 L/yr

arrow icon 54% less
unlock blur

₹3 L/yr - ₹6 L/yr

arrow icon 34% less
Asic Design Verification Engineer salary at Frenus Tech ranges between ₹5.9 Lakhs to ₹7.5 Lakhs per year for employees with 1 year of experience. Salary estimates are based on 2 latest salaries received from various employees of Frenus Tech .

Similar Designation salaries in Frenus Tech

unlock blur
₹3 L/yr - ₹8 L/yr
unlock blur
₹4 L/yr - ₹4.2 L/yr
unlock blur
₹2 L/yr - ₹3.2 L/yr
unlock blur
₹3.5 L/yr - ₹6 L/yr
unlock blur
₹5 L/yr - ₹6 L/yr
unlock blur
₹11.5 L/yr - ₹14.5 L/yr
DFT Engineer Salary
(3 salaries)
unlock blur
₹4 L/yr - ₹10 L/yr
unlock blur
₹1.8 L/yr - ₹2.3 L/yr
Analog Layout Design Engineer Salary
(AmbitionBox Estimate)
unlock blur
₹6.3 L/yr - ₹8 L/yr
Embedded Engineer Salary
(AmbitionBox Estimate)
unlock blur
₹5.4 L/yr - ₹6.9 L/yr

Salary related reviews for Frenus Tech

Semiconductor Department

1.0
  •  posted on 02 Aug 2020

1.0
 for  Salary and Benefits

Likes

They are taking advantage of COVID-19 situation, and reduced every one's salary, and they changed salary structure also. Those who want to join please don't join after listening their salary structure while you are joining, but once you join they will change salary structure as they want. Very Bad management. They will see only their profit, work wise you need to work from morning 9 to night 12. Even on Saturday and sunday also.

read more

Dislikes

Worst management i have ever seen, none of the employees are happy with the management.

Semiconductor Department

1.0
  •  posted on 09 Mar 2021

1.0
 for  Salary and Benefits

Likes

Nothing, they treat employees like slaveries, they will revise the agreement and ask you to sign, if you don't agree They will terminate and ask agreement breakage fees (5L to 6L) from the employee.

read more

Dislikes

Be careful before signing agreement, they might show more salary while signing the agreement,but they will not pay / increment as they said you should not resign even you didn't get paid for your work.

read more
see more salary related reviews

Discover interview dos and don'ts from real experiences

Tell us how to improve this page.

Frenus Tech Asic Design Verification Engineer salary in India ranges between ₹5.9 Lakhs to ₹7.5 Lakhs. This is an estimate based on latest salaries received from employees of Frenus Tech .