Be a senior member of Alphawave central DFT methodology group responsible for developing flows across all company departments and projects
Architect methodologies and flows for an integrated, RTL-centric shift leftDFT environment across company IPs, chiplets and SoC designs.
Develop automated verification test bench and sequence creation for DFT IP. Architecting end-2-end verification solutions from static design checks, through formal and sequence-based verification.
Build IP/block and SoC level scan insertion flows and script ATPG retargeting procedures. Creating automated QoR checks for implementation quality control.
Write static timing constraints, create waivers, and devise flows for bullet proof timing checks
Hiring, training and leading DFT engineers in daily tasks and activities to fulfill company road map.
You will report to head of Central DFT Team.
Mentor DFT engineers through out the project life cycle.
What youll need:
Engineer with proven technical and people management skills
Collaborative team player, and out of the box mindset
Good understanding in Verilog/VHDL and System Verilog
Exposure with CAD and automation. Good exposure for using Perl techniques in creating generic codes. Knowledge of TCL and Python.
Extensively experienced with main DFT standards such as JTAG (1149.1/1149.6/1500), iJTAG (1687) and BIST techniques (memory BIST, logic BIST, interconnect BISTs)
Track record in integrating custom made DFT logic for complex SoCs (System-On-Chip) and CoWoS (Chip-On-Wafer-On-Substrate) designs.
Experience in SoC and IP/Block level scan insertion and ATPG, simulation of zero delay and SDF annotated test sequences.
Experience in scripting/reviewing SCAN/MBIST timing constraints.
Developing DFT rule bases and DFT-DRC checks with spyglass are valuable additions.
Good to have:
Bachelors degree in engineering science, Electrical and Computer Engineering or Computer Science
12+ years of experience in complex SoC designs in RTL, DFT or FE capacity. Candidates with less experience may be considered for other senior technical roles.
Vast experience to various DFT EDA tools from Tessent, SNPS and Cadence
As part of our commitment to the well-being and satisfaction of our employees, we have designed a comprehensive benefits package that includes:
Great compensation package
Restricted Stock Units (RSUs)
Hybrid Working Model
Provisions to pursue advanced education from Premium Institute, eLearning content providers
Medical Insurance and a cohort of Wellness Benefits
Educational Assistance
Advance Loan Assistance
Office lunch & Snacks Facility
Diversity & Inclusivity
Accommodation
Alphawave Semi is an equal opportunity employer and welcomes applications from all qualified individuals, including visible minorities, Indigenous People, and persons with disabilities. We welcome and encourage applications from people with disabilities. If as a qualified job applicant, you request accommodation, Alphawave Semi will consult with you to provide reasonable accommodations according to your specific needs. If you wish to make a request, you will be provided an opportunity if you re applications is selected to proceed in our hiring process.