Senior Staff Engineer - DFT

Data Center Engineering Business Unit closely collaborates with strategic customers in the development of advanced and highly complex SoCs, from architecture and design all the way through layout, packaging, prototype validation and production ramp up. This group provides technology development, EDA/methodology development and IP/Chip design development. India DFT team is a key part of Global DFT community with global ownership and responsibility for delivering generic and more advanced custom DFT architecture solutions, methodology and design. You will be working with this team to directly enable customer DFT requirements for Custom and Compute Businesses.

• The position will be responsible for implementing and validation DFT/Test on complex IP and SOC for multiple Custom/Compute ASIC/SoC designs
• The execution involves Implementation of various DFT/DFX features, Scan/MBIST Insertion & Validation, ATPG , IP-DFT, STA, pattern generation & Post-Silicon Bringup and Debug for various designs in Custom/Compute space.
• In this position, the responsibility also includes mentoring, guiding and driving a small team of engineers enabling them for scaling across multiple designs.
• The position also involves definition and enhancement of DFT methodologies and tools to be able to benchmark them and enable new methodologies in the domain of DFT/Test.
  

• Bachelor s degree in Computer Science, Electrical Engineering or related fields and 10+ years of related professional experience.
• Master s degree and/or PhD in Computer Science, Electrical Engineering or related fields with 8+ years of experience.
• Hands on working experience in various stages of DFT-Execution SCAN Insertion / ATPG / MBIST / Validation / STA / IP-DFX / Post-Silicon Bringup/Debug
• Strong fundamentals in Digital Circuit Design and Logic Design is required
• Knowledge on various DFT/Test solutions
• Understanding of DFT Flows and Methodologies and Experience with Siemens/Synopsys/Cadence Tool set (Tessent/DC, Spyglass, Tmax, VCS/Genus, Modus, NCSim )
• Prior experience in ASIC design is a plus
• Scripting skills using PERL, Tcl and C-Shell is plus

#LI-KP1