Home
Communities
Companies
- Companies
  
  Discover best places to work
- Compare Companies
  
  Compare & find best workplace
- Add Office Photos
  
  Bring your workplace to life
- Add Company Benefits
  
  Highlight your company's perks
Reviews
- Company reviews
  
  Read reviews for 6L+ companies
- Write a review
  
  Rate your former or current company
Salaries
- Browse salaries
  
  Discover salaries for 6L+ companies
- Salary calculator
  
  Calculate your take home salary
- Are you paid fairly?
  
  Check your market value
- Share your salary
  
  Help other jobseekers
- Gratuity calculator
  
  Check your gratuity amount
- HRA calculator
  
  Check how much of your HRA is tax-free
- Salary hike calculator
  
  Check your salary hike
Interviews
- Company interviews
  
  Read interviews for 40K+ companies
- Campus placements
  
  Interviews questions for 2K+ colleges
- Share interview questions
  
  Contribute your interview questions
Jobs
Awards

WINNERS AWAITED!
- ABECA 2025
  
  WINNERS AWAITED!
  
  AmbitionBox Employee Choice Awards - 4th Edition
- ABECA 2024
  
  AmbitionBox Employee Choice Awards - 3rd Edition
- AmbitionBox Best Places to Work 2022
  
  2nd Edition
- AmbitionBox Best Places to Work 2021
  
  1st Edition

Add office photos

Employer? Claim Account for FREE

GENISUP INDIA

Compare

4.7

based on 4 Reviews

10 GENISUP INDIA Jobs

Senior VLSI CAD Methodology Engineer

Genisup

4.7

based on 4 Reviews

5-7 years

Bangalore / Bengaluru

1 vacancy

Senior VLSI CAD Methodology Engineer

GENISUP INDIA

posted 2d ago

Job Role Insights

Key skills for the job

Computer Science VLSI Automation Testing AutoCAD Semiconductor System Design

+ 3 more

Job Description

This is a full-time on-site role for a Senior VLSI CAD Methodology Engineer. Genisup is seeking a highly motivated and talented VLSI CAD Methodology Engineer to join our growing team. You will play a pivotal role in developing cutting-edge design methodologies for foundational IPs and standard-cell libraries, enabling the creation of high-performance SoCs.

Responsibilities

Design and implement state-of-the-art design methodologies for foundational IP integration into SoCs.
Develop and validate electrical data interchange (EDI) views for standard-cell and I/O libraries in advanced technology nodes (28nm, 16nm, 5nm).
Collaborate with PDK, foundation IP, and other methodology teams to understand library/cell architecture, design flow requirements, and device models.
Architect and develop/support validation checks and automation methods to streamline the design process and improve productivity.
Explore and implement AI/ML techniques to enhance the accuracy of models and accelerate design throughput.

Qualifications

Minimum 5 years of experience in VLSI CAD methodology development involving foundational IPs, standard-cell, and I/O libraries.
Experience in Standard Cell Characterization/Layout of various Standard cells and Macros (viz. flip flops, latches, multibit flip flops, level shifters, Power Switch Cells, Retention flops, Synchronizer cells etc.) in planer and non-planar technology nodes.
Overview of circuit and MC simulations, Layout Dependent effects, RTL2GDS flow.
Good understanding of CMOS and FinFET technologies.

Desirable Skills:

Experience with EDA tool development and testing.
Excellent working understanding of industry leading EDA tools from Siemens, Cadence, Synopsys. Must be able to perform simulations and characterization work.
Knowledge of AI/ML methods a significant plus.

Employment Type: Full Time, Permanent

Read full job description